Efficient power co-estimation techniques for system-on-chip design

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Efficient power co-estimation techniques for system-on-chip design

Full text

Publisher Site , Pdf

Pdf (125 KB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Paris, France

Pages: 27 - 34

Year of Publication: 2000

ISBN:1-58113-244-1

Authors

Marcello Lajolo	Politecnico di Torino
Anand Raghunathan	NEC, C&C Research Labs, Princeton, NJ
Sujit Dey	UC San Diego, La Jolla, CA

Sponsors

EDAA : European Design Automation Association
SIGDA: ACM Special Interest Group on Design Automation
ECSI :
RAS : RAS
EDAC : Electronic Design Automation Consortium
IEEE-CS : Computer Society
IFIP : International Federation for Information Processing

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 12, Citation Count: 14

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/343647.343691 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
	2	J. Rabaey and M. Pedram (Editors), Low Power Design Methodologies. Kluwer Academic Publishers, Norwell, MA, 1996.
	3	Luca Benini , Giovanni de Micheli, Dynamic Power Management: Design Techniques and CAD Tools, Kluwer Academic Publishers, Norwell, MA, 1998
	4	Jose Monteiro , Srinivas Devadas, Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, Kluwer Academic Publishers, Norwell, MA, 1997
	5	Enrico Macii , Massoud Pedram , Fabio Somenzi, High-level power modeling, estimation, and optimization, Proceedings of the 34th annual conference on Design automation, p.504-511, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266268]
	6	Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
	7	T. Sato, Y. Ootaguro, M. Nagamatsu, and H. Tago, "Evaluation of architecture-level power estimation for CMOS RISC processors," in Proc. Symp. Low Power Electronics, pp. 44-45, Oct. 1995.
	8	Luca Benini , Giovanni De Micheli, System-level power optimization: techniques and tools, Proceedings of the 1999 international symposium on Low power electronics and design, p.288-293, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313957]
	9	Darko Kirovski , Miodrag Potkonjak, System-level synthesis of low-power hard real-time systems, Proceedings of the 34th annual conference on Design automation, p.697-702, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266325]
	10	Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of embedded systems, Proceedings of the 34th annual conference on Design automation, p.703-708, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266341]
	11	Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
	12	Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.122-127, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309896]
	13	Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310090]
	14	Kurt Keutzer, Hardware/software co-simulation, Proceedings of the 31st annual conference on Design automation, p.439-440, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196458]
	15	Ellen Sentovich , Kanwar Jit Singh , Cho W. Moon , Hamid Savoj , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Sequential Circuit Design Using Synthesis and Optimization, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.328-333, October 11-14, 1992
	16	Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
	17	J. Buck, S. Ha, E. Lee, and D. Masserchmitt, "Ptolemy: A framework for simulating and prototyping heterogeneous systems," International Journal on Computer Simulation Special Issue on Simulation Software Management, Jan. 1994.
	18	Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
	19	M. Lajolo, L. Lavagno, and A. Sangiovanni-Vincentelli, "Fast instruction cache simulation strategies in a hardware/software co-design environment," in Proc. Asia and South Pacific Design Automation Conf., Jan. 1999.
	20	Jie Liu , Marcello Lajolo , Alberto Sangiovanni-Vincentelli, Software timing analysis using HW/SW cosimulation and instruction set simulator, Proceedings of the 6th international workshop on Hardware/software codesign, p.65-69, March 15-18, 1998, Seattle, Washington, United States
	21	Marcello Lajolo , Anand Raghunathan , Sujit Dey , Luciano Lavagno , Alberto Sangiovanni-Vincentelli, A case study on modeling shared memory access effects during performance analysis of HW/SW systems, Proceedings of the 6th international workshop on Hardware/software codesign, p.117-121, March 15-18, 1998, Seattle, Washington, United States
	22	Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
	23	Cheng-Ta Hsieh , Massoud Pedram , Gaurav Mehta , Fred Rastgar, Profile-driven program synthesis for evaluation of system power dissipation, Proceedings of the 34th annual conference on Design automation, p.576-581, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266288]

CITED BY 14

	T. K. Tan , A. K. Raghunathan , G. Lakishminarayana , N. K. Jha, High-level software energy macro-modeling, Proceedings of the 38th conference on Design automation, p.605-610, June 2001, Las Vegas, Nevada, United States
	Sungjoo Yoo , Kyoungseok Rha , Youngchul Cho , Jinyong Jung , Kiyoung Choi, Performance estimation of multiple-cache IP-based systems: case study of an interdependency problem and application of an extended shared memory model, Proceedings of the eighth international workshop on Hardware/software codesign, p.77-81, May 2000, San Diego, California, United States
	Sri Parameswaran , Jörg Henkel, I-CoPES: fast instruction code placement for embedded systems to improve performance and energy efficiency, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Kanishka Lahiri , Anand Raghunathan , Sujit Dey, Fast system-level power profiling for battery-efficient system design, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Communication-Based Power Management, IEEE Design & Test, v.19 n.4, p.118-130, July 2002
	Kanishka Lahiri , Sujit Dey , Anand Raghunathan, Communication architecture based power management for battery efficient system design, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Terry Tao Ye , Luca Benini , Giovanni De Micheli, Packetization and routing analysis of on-chip multiprocessor networks, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.81-104, February 2004
	Anish Muttreja , Anand Raghunathan , Srivaths Ravi , Niraj K. Jha, Automated energy/performance macromodeling of embedded software, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Sri Parameswaran , Jörg Henkel, Instruction code mapping for performance increase and energy reduction in embedded computer systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.4, p.498-502, April 2005
	Suhrid A. Wadekar , Alice C. Parker, Interconnect-based system-level energy and power prediction to guide architecture exploration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.4, p.373-380, April 2004
	Jörg Henkel , Yanbing Li, Avalanche: an environment for design space exploration and optimization of low-power embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.454-468, August 2002
	Venkata Syam P. Rapaka , Diana Marculescu, Pre-Characterization Free, Efficient Power/Performance Analysis of Embedded and General Purpose Software Applications, Proceedings of the conference on Design, Automation and Test in Europe, p.10504, March 03-07, 2003
	Ankush Varma , Bruce Jacob , Eric Debes , Igor Kozintsev , Paul Klein, Accurate and fast system-level power modeling: An XScale-based case study, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.4, p.26-es, September 2007
	Ankush Varma , Eric Debes , Igor Kozintsev , Paul Klein , Bruce Jacob, Accurate and fast system-level power modeling: An XScale-based case study, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-20, April 2008