Run-time voltage hopping for low-power real-time systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Run-time voltage hopping for low-power real-time systems

Full text

Pdf (340 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 37th Annual Design Automation Conference table of contents

Los Angeles, California, United States

Pages: 806 - 809

Year of Publication: 2000

ISBN:1-58113-187-9

Authors

Seongsoo Lee	Center for Collaborative Research and Institute of Industrial Science, University of Tokyo, Japan
Takayasu Sakurai	Center for Collaborative Research and Institute of Industrial Science, University of Tokyo, Japan

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 9, Downloads (12 Months): 63, Citation Count: 39

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/337292.337785 What is a DOI?

ABSTRACT

This paper presents a novel run-time dynamic voltage scaling scheme for low-power real-time systems. It employs software feedback control of supply voltage, which is applicable to off-the-shelf processors. It avoids interface problems from variable clock frequency. It provides efficient power reduction by fully exploiting slack time arising from workload variation. Using software analysis environment, the proposed scheme is shown to achieve 80~94% power reduction for typical real-time multimedia applications.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
	2	T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A dynamic voltage scaled microprocessor system," Proceedings of IEEE International Solid-State Circuits Conference, pp. 294-295, 2000.
	3	V. Gutnik and A. Chandrakasan, "An efficient controller for variable supply-voltage low power processing," Proceedings of IEEE Symposium on VLSI Circuits, pp. 158-159, 1996.
	4	F. Yao , A. Demers , S. Shenker, A scheduling model for reduced CPU energy, Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95), p.374, October 23-25, 1995
	5	Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277088]
	6	Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280894]
	7	Youngsoo Shin , Kiyoung Choi, Power conscious fixed priority scheduling for hard real-time systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.134-139, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309901]
	8	Seongsoo Lee , Takayasu Sakurai, Run-time power control scheme using software feedback loop for low-power real-time application, Proceedings of the 2000 conference on Asia South Pacific design automation, p.381-386, January 2000, Yokohama, Japan [doi>10.1145/368434.368693]
	9	S. Lim, Y. Bae, G. Jang, B. Rhee, S. Min, C. Park, H. Shin, K. Park, and C. Kim, "An accurate worst case timing analysis for RISC proecssors," Proceedings of IEEE Real-time Systems Symposium, pp. 97-108, 1994.
	10	T. Sakurai and A. Newton, "Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas," IEEE Journal of Solid State Circuits, vol. 25, no. 2, pp. 584-594, Apr. 1990.

CITED BY 40

	Chaeseok Im , Soonhoi Ha , Huiseok Kim, Dynamic voltage scheduling with buffers in low-power multimedia applications, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.4, p.686-705, November 2004
	Tajana Simunic , Luca Benini , Andrea Acquaviva , Peter Glynn , Giovanni De Micheli, Dynamic voltage scaling and power management for portable systems, Proceedings of the 38th conference on Design automation, p.524-529, June 2001, Las Vegas, Nevada, United States
	Dongkun Shin , Jihong Kim, A profile-based energy-efficient intra-task voltage scheduling algorithm for real-time applications, Proceedings of the 2001 international symposium on Low power electronics and design, p.271-274, August 2001, Huntington Beach, California, United States
	Flavius Gruian, Hard real-time scheduling for low-energy using stochastic data and DVS processors, Proceedings of the 2001 international symposium on Low power electronics and design, p.46-51, August 2001, Huntington Beach, California, United States
	Chaeseok Im , Huiseok Kim , Soonhoi Ha, Dynamic voltage scheduling technique for low-power multimedia applications using buffers, Proceedings of the 2001 international symposium on Low power electronics and design, p.34-39, August 2001, Huntington Beach, California, United States
	Eui-Young Chung , Giovanni De Micheli , Luca Benini, Contents provider-assisted dynamic voltage scaling for low energy multimedia applications, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Ali Manzak , Chaitali Chakrabarti, Variable voltage task scheduling algorithms for minimizing energy, Proceedings of the 2001 international symposium on Low power electronics and design, p.279-282, August 2001, Huntington Beach, California, United States
	Chung-Hsing Hsu , Ulrich Kremer, The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction, ACM SIGPLAN Notices, v.38 n.5, May 2003
	Minyoung Kim , Soonhoi Ha, Hybrid Run-time Power Management Technique for Real-time Embedded System with Voltage Scalable Processor, ACM SIGPLAN Notices, v.36 n.8, p.11-19, Aug. 2001
	Takanori Okuma , Hiroto Yasuura , Tohru Ishihara, Software Energy Reduction Techniques for Variable-Voltage Processors, IEEE Design & Test, v.18 n.2, p.31-41, March 2001
	Fen Xie , Margaret Martonosi , Sharad Malik, Compile-time dynamic voltage scaling settings: opportunities and limits, ACM SIGPLAN Notices, v.38 n.5, May 2003
	Dongkun Shin , Jihong Kim , Seongsoo Lee, Low-energy intra-task voltage scheduling using static timing analysis, Proceedings of the 38th conference on Design automation, p.438-443, June 2001, Las Vegas, Nevada, United States
	Tajana Simunic , Stephen P. Boyd , Peter Glynn, Managing power consumption in networks on chips, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.1, p.96-107, January 2004
	Takayasu Sakurai, Minimizing power across multiple technology and design levels, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.24-27, November 10-14, 2002, San Jose, California
	Ali Manzak , Chaitali Chakrabarti, Variable voltage task scheduling algorithms for minimizing energy/power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.2, p.270-276, April 2003
	Peng Yang , Francky Catthoor, Pareto-optimization-based run-time task scheduling for embedded systems, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA
	Marcus T. Schmitz , Bashir M. Al-Hashimi , Petru Eles, Iterative schedule optimization for voltage scalable distributed embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.182-217, February 2004
	Chung-Hsing Hsu , Ulrich Kremer , Michael Hsiao, Compiler-directed dynamic voltage/frequency scheduling for energy reduction in mircoprocessors, Proceedings of the 2001 international symposium on Low power electronics and design, p.275-278, August 2001, Huntington Beach, California, United States
	Dongkun Shin , Jihong Kim , Seongsoo Lee, Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications, IEEE Design & Test, v.18 n.2, p.20-30, March 2001
	Jaewon Seo , Taewhan Kim , Ki-Seok Chung, Profile-based optimal intra-task voltage scheduling for hard real-time applications, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Fen Xie , Margaret Martonosi , Sharad Malik, Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modeling, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.3, p.323-367, September 2004
	Niraj K. Jha, Low power system scheduling and synthesis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Jeffrey A. Barnett, Dynamic Task-Level Voltage Scheduling Optimizations, IEEE Transactions on Computers, v.54 n.5, p.508-520, May 2005
	Chaeseok Im , Soonhoi Ha, Dynamic voltage scaling for real-time multi-task scheduling using buffers, ACM SIGPLAN Notices, v.39 n.7, July 2004
	C. M. Krishna , Yann-Hang Lee, Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low Power in Hard Real-Time Systems, IEEE Transactions on Computers, v.52 n.12, p.1586-1593, December 2003
	Tajana Simunic, Dynamic management of power consumption, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
	Stefan Valentin Gheorghita , Twan Basten , Henk Corporaal, Intra-task scenario-aware voltage scheduling, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
	Stefan Valentin Gheorghita , Twan Basten , Henk Corporaal, Intra-task scenario-aware voltage scheduling, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
	Tadahiro Kuroda, Optimization and control of V_DD and V_TH for low-power, high-speed CMOS design, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.28-34, November 10-14, 2002, San Jose, California
	Bren Mochocki , Xiaobo Sharon Hu , Gang Quan, A realistic variable voltage scheduling model for real-time applications, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.726-731, November 10-14, 2002, San Jose, California
	Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005
	G. Sudha Anil Kumar , G. Manimaran, An intra-task DVS algorithm exploiting path probabilities for real-time systems, ACM SIGBED Review, v.2 n.2, p.7-10, April 2005
	Bipul C. Paul , Amit Agarwal , Kaushik Roy, Low-power design techniques for scaled technologies, Integration, the VLSI Journal, v.39 n.2, p.64-89, March 2006
	Sungpack Hong , Sungjoo Yoo , Hoonsang Jin , Kyu-Myung Choi , Jeong-Taek Kong , Soo-Kwan Eo, Runtime distribution-aware dynamic voltage scaling, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Yuvraj Singh Dhillon , Abdulkadir Utku Diril , Abhijit Chatterjee , Hsien-Hsin Sean Lee, Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.693, November 09-13, 2003
	Sungpack Hong , Sungjoo Yoo , Byeong Bin , Kyu-Myung Choi , Soo-Kwan Eo , Taehwan Kim, Dynamic voltage scaling of supply and body bias exploiting software runtime distribution, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
	Concepción Sanz , Manuel Prieto , José Ignacio Gómez , Antonis Papanikolaou , Francky Catthoor, System-level process variability compensation on memory organizations: on the scalability of multi-mode memories, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
	Enrico Bini , Giorgio Buttazzo , Giuseppe Lipari, Minimizing CPU energy in real-time systems with discrete speed management, ACM Transactions on Embedded Computing Systems (TECS), v.8 n.4, p.1-23, July 2009
	Jungsoo Kim , Seungyong Oh , Sungjoo Yoo , Chong-Min Kyung, An analytical dynamic scaling of supply voltage and body bias based on parallelism-aware workload and runtime distribution, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.4, p.568-581, April 2009
	Teera Phatrapornnant , Michael J. Pont, Reducing Jitter in Embedded Systems Employing a Time-Triggered Software Architecture and Dynamic Voltage Scaling, IEEE Transactions on Computers, v.55 n.2, p.113-124, February 2006