A switch level fault simulation environment

ABSTRACT

This paper presents a fault simulation environment which accepts pure switch level or mixed switch/RT level descriptions of the design under test. Switch level fault injection strategies for the stuck-at, transition and logic bridge models are presented. A fault simulation algorithm is presented, along with design issues and optimizations. The fault simulation algorithm places no restrictions on the circuit styles used to implement designs. Mixed level simulation issues are discussed. Fault simulation performance numbers on large industrial benchmarks are reported.

REFERENCES

• 1: R. E. Bryant , D. Beatty , K. Brace , K. Cho , T. Sheffler, COSMOS: a compiled simulator for MOS circuits, Proceedings of the 24th ACM/IEEE conference on Design automation, p.9-16, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37890]
• 2: Jeremy Casas , Hannah Yang , Manpreet Khaira , Mandar Joshi , Thomas Tetzlaff , Steve Otto , Erik Seligman, Logic Verification of Very Large Circuits Using Shark, Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance', p.310, January 10-13, 1999
• 3: K.-T. Cheng. Transition Fault Testing for Sequential Circuits. IEEE Trans. Comput., 12(12):1971-1983, December 1993.
• 4: W.-T. Cheng , M.-L. Yu, Differential fault simulation - a fast method using minimal memory, Proceedings of the 26th ACM/IEEE conference on Design automation, p.424-428, June 25-28, 1989, Las Vegas, Nevada, United States [doi>10.1145/74382.74453]
• 5: F. J. Ferguson. Inductive Fault Analysis of VLSI Circuits. PhD thesis, Carnegie Mellon University, Department of Electrical and Computer Engineering, October 1987.
• 6: Sankaran Karthik , Mark Aitken , Glidden Martin , Srinivasu Pappula , Bob Stettler , Praveen Vishakantaiah , Manuel A. d'Abreu , Jacob A. Abraham, Distributed Mixed Level Logic and Fault Simulation on the Pentium® Pro Microprocessor, Proceedings of the IEEE International Test Conference on Test and Design Validity, p.160-166, October 20-25, 1996
• 7: T. M. Niermann, W.-T. Cheng, and J. H. Patel. PROOFS: A Fast Memory-Efficient Sequential Circuit Fault Simulator. IEEE Transactions on Computer-Aided Design, II(2):1908-207, February 1992.
• 8: Carl Seger, VOSS - A Formal Hardware Verification System User''s Guide, University of British Columbia, Vancouver, BC, Canada, 1993
• 9: E. Vandris , G. Sobelman, Algorithms for fast, memory efficient switch-level fault simulation, Proceedings of the 28th conference on ACM/IEEE design automation, p.138-143, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127645]

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.2 Design Aids
          Subjects: Simulation
  B.8 Performance and Reliability

  C. Computer Systems Organization

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance, Theory