Unifying behavioral synthesis and physical design

ABSTRACT

Our methodology unifies behavioral synthesis and physical design, allowing scheduling, allocation, binding, and placement to occur simultaneously. This is accomplished via set of defined transformation from both domains acting as forces in a single behavioral/physical system. Experiments show results with 50% less area and 10% lower critical path delay than the best results from a commercial behavioral synthesis tool. Our behavioral level area, delay, and individual component location estimates closely match results produced by physical design tools given only pin locations as a starting point.

REFERENCES

• 1: Reinaldo A. Bergamaschi, Behavioral network graph: unifying the domains of high-level and logic synthesis, Proceedings of the 36th ACM/IEEE conference on Design automation, p.213-218, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309916]
• 2: Richard J. Cloutier , Donald E. Thomas, The combination of scheduling, allocation, and mapping in a single algorithm, Proceedings of the 27th ACM/IEEE conference on Design automation, p.71-76, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123230]
• 3: Design Compiler Reference Manual, Synopsys Inc, 1998.
• 4: Devadas, S. and Newton, R., "Algorithms for Hardware Allocation in Data Path Synthesis," IEEE Transactions on Computer-Aided Design, vol. 8, no. 7, July 1989.
• 5: Hans Eisenmann , Frank M. Johannes, Generic global placement and floorplanning, Proceedings of the 35th annual conference on Design automation, p.269-274, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277119]
• 6: Soha Hassoun, Fine grain incremental rescheduling via architectural retiming, Proceedings of the 11th international symposium on System synthesis, p.158-163, December 02-04, 1998, Hsinchu, Taiwan, China
• 7: Knapp, D., "Fasolt: A Program for Feedback-Driven Data- Path Optimization," IEEE Trans. on CAD, vol. 11, no. 6, July 1992.
• 8: Kollig, P., A1-Hashimi, B., "Simultaneous Scheduling, Allocation and Binding in High Level Synthesis," Electronics Letters, vol.33, no.18, 28 Aug. 1997.
• 9: Kayhan Küçükçakar , Chih-Tung Chen , Jie Gong , Wim Philipsen , Thomas E. Tkacik, Matisse: An Architectural Design Tool for Commodity ICs, IEEE Design & Test, v.15 n.2, p.22-33, April 1998 [doi>10.1109/54.679205]
• 10: McFarland, M. and Kowalski "Incorporating Bottom- Up Design Techniques into Hardware Synthesis," IEEE Trans. on CAD, vol. 9 no. 9, Sep 1990.
• 11: Natesan, V., et al., "A Constructive Method for Data Path Area Estimation During High-Level Synthesis," ASP-DAC, 1997.
• 12: Silicon Ensemble (DSM) Reference Manual 5.0, Cadence Design Systems, Inc, 1997.
• 13: Shantanu Tarafdar , Miriam Leeser, The DT-model: high-level synthesis using data transfers, Proceedings of the 35th annual conference on Design automation, p.114-121, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277069]
• 14: Shantanu Tarafdar , Miriam Leeser , Zixin Yin, Integrating floorplanning in data-transfer based high-level synthesis, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.412-417, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289063]
• 15: Donald E. Thomas , Elizabeth D. Lagnese , John A. Nestor , Jayanth V. Rajan , Robert L. Blackburn , Robert A. Walker, Algorithmic and Register-Transfer Level Synthesis: The System Architect's Workbench, Kluwer Academic Publishers, Norwell, MA, 1989
• 16: Ren-Song Tsay , Ernest S. Kuh , Chi-Ping Hsu, PROUD: A Sea-Of-Gates Placement Algorithm, IEEE Design & Test, v.5 n.6, p.44-56, November 1988 [doi>10.1109/54.9271]
• 17: Lukas P. P. P. van Ginneken , Ralph H. J. M. Otten, Optimal slicing of plane point placements, Proceedings of the conference on European design automation, March 12-15, 1990, Glasgow, Scotland
• 18: www.ece.cmu.edu/~wed/dac200files.html
• 19: M. Xu , F. J. Kurdahi, Layout-driven high level synthesis for FPGA based architectures, Proceedings of the conference on Design, automation and test in Europe, p.446-450, February 23-26, 1998, Le Palais des Congrés de Paris, France

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
  B.8 Performance and Reliability

  C. Computer Systems Organization

General Terms:
Design, Measurement, Performance, Theory

Keywords:
behavioral/high level synthesis, physical design