ACM Home Page
Please provide us with feedback. Feedback
Fast methods for extraction and sparsification of substrate coupling
Full text PdfPdf (2.01 MB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 37th Annual Design Automation Conference table of contents
Los Angeles, California, United States
Pages: 738 - 743  
Year of Publication: 2000
ISBN:1-58113-187-9
Authors
Joe Kanapka  Massachusetts Institute of Technology, Cambridge, MA
Joel Phillips  Cadence Berkeley, Laboratories, San Jose, CA
Jacob White  Massachusetts Institute of Technology, Cambridge, MA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 6,   Downloads (12 Months): 19,   Citation Count: 6
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/337292.337766
What is a DOI?

ABSTRACT

The sudden increase in systems-on-a-chip designs has renewed interest in techniques for analyzing and eliminating substrate coupling problems. Previous work on the substrate coupling analysis has focused primarily on faster techniques for extracting coupling resistances, but has offered little help for reducing the resulting network whose number of resistors grows quadratically with the number of contacts. In this paper we show that an approach inspired by wavelets can be used in two ways. First, the wavelet method can be used to accurately sparsify the dense contact conductance matrix. In addition, we show that the method can be used to compute the sparse representation directly. Computational results are presented that show that for a problems with a few thousand contacts, the method can be almost ten times faster at constructing the matrix.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
D.K. Su, M. Loinaz, S. Masui, and B. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE Journal Solid-State Circuits, vol. 28, no. 4, pp. 420-430, April 1993.
 
2
F. J. R. Clement, E. Zysman, M. Kayal, and M. Declercq, "LAYIN: Toward a global solution for parasitic coupling modeling and visualization," in Proc. IEEE Custom Integrated Circuit Conference, May 1994, pp. 537-540.
 
3
 
4
 
5
R. Gharpurey and R. Meyer, "Modeling and analysis of substrate coupling in integrated circuits," IEEE Journal Solid-State Circuits, vol. 31, no. 3, pp. 344-353, March 1996.
 
6
K. Nabors, S. Kim, and J. White, "Fast capacitance extraction of general three-dimensional structure," IEEE Trans. on Microwave Theory and Techniques, vol. 40, no. 7, pp. 1496-1507, July 1992.
 
7
J. R. Phillips and J. K. White, "A precorrected-FFT method for electrostatic analysis of complicated 3D structures," IEEE Trans. CAD, pp. 1059-1072, 1997.
 
8
9
 
10
 
11
 
12
J. P. Costa, M. Chou, and L. M. Silveira, "Precorrected-DCT techniques for modeling and simulation of substrate coupling in mixed-signal IC's," in Proc. IEEE International Symposium on Circuits and Systems, May 1998, vol. 6, pp. 358-362.
 
13
 
14
P. Concus, G. H. Golub, and D. P. O'Leary, "A generalized conjugate gradient method for the numerical solution of elliptic PDE," in Sparse Matrix Computations, J. R. Bunch and D. J. Rose, Eds., pp. 309-332. Academic Press, New York, 1976.

CITED BY  6

Collaborative Colleagues:
Joe Kanapka: colleagues
Joel Phillips: colleagues
Jacob White: colleagues