GTX: the MARCO GSRC technology extrapolation system

ABSTRACT

Technology extrapolation — the calibration and prediction of achievable design in future technology generations — drives the evolution of VLSI system architectures, design methodologies, and design tools. This paper describes initial experiences with development and use of GTX, the MARCO GSRC Technology Extrapolation system. GTX provides a robust, portable framework for interactive specification and comparison of modeling choices, e.g., for predicting system cycle time, die size and power dissipation. We use GTX to reveal surprising levels of uncertainty (modeling and parameter sensitivity) in widely-cited cycle-time models that drive recent roadmaps. We also describe new SOI and bulk device models that have been developed for GTX, as well as studies of power dissipation and delay uncertainty under various implementation assumptions for global interconnects.

REFERENCES

• 1: A.B. Babichev, O. B. Kadyrova, T. R Kashevarova, A. S. Leshchenko and A. L. Semenov, "UniCalc, A Novel Approach to Solving Systems of Algebraic Equations," Interval Computations N2 (1993), pp. 29-47.
• 2: H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Chapter 9, Addison-Wesley, 1990.
• 3: BSIM3SOI, version 2.2, UC Berkeley.
• 4: A. E. Caldwell, Y. Cao, A. B. Kahng, F. Koushanfar, H. Lu, h L. Markov, M. Oliver, D. Stroobandt and D. Sylvester "GTX: The MARCO GSRC Technology Extrapolation System," Technical Report CSD-200006, UCLA CS Dept., March 2000.
• 5: J. Cong and D.Z. Pan, "Interconnect Delay Estimation Models for Synthesis and Design Planning," ASP-DAC, 1999, pp. 97-100.
• 6: J. C. Eble, V. K. De, D. S. Wills and J. D. Meindl, "A Generic System Simulator (GENESYS) for ASIC Technology and Architecture Beyond 2001," Proc. ASIC Conf., 1996, pp. 193-196.
• 7: R D. Fisher and R. Nesbitt, "The Test of Time: Clock-Cycle Estimation and Test Challenges for Future Microprocessors," IEEE Circuits and Devices Magazine 14(2) (1998), pp. 37-44.
• 8: Semiconductor Industry Association (SIA), "International Technology Roadmap for Semiconductors," December 1999. http ://www. itrs. net/
• 9: A. B. Kahng , S. Muddu , E. Sarto , R. Sharma, Interconnect tuning strategies for high-performance ICs, Proceedings of the conference on Design, automation and test in Europe, p.471-478, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 10: MARCO GSRC Technology Extrapolation Initiative, http ://vlsicad. cs. ucla. edu/GSRC/GTX/
• 11: K. Rahmat, O. S. Nakagawa, S.-Y. Oh, and J. Moll, "A Scaling Scheme for Interconnect in Deep-Submicron Processes," Intl. Electron Devices Meeting. Technical Digest, 1995, pp. 245-248.
• 12: R Raje, "A Framework for Insight into the Impact of Interconnect on 0.35-urn VLSI Performance," Hewlett-Packard J., 1995, pp. 1-8.
• 13: S.Y. Reddy and K. W. Fertig, "Design Sheet: A System for Exploring Design Space," Proc. Artificial Intelligence in Design, 1996, pp. 347- 366.
• 14: Rensselaer Interconnect Performance Estimator (RIPE), http ://latte. cie. rpi. edu/ripe, html
• 15: G.A. Sai-Halasz, "Performance Trends in High-Performance Processors," Proc. IEEE, Jan. 1995, pp. 20-36.
• 16: G.G. Shahidi et al., "Device and Circuit Design Issues in SOI Technology," Proc. CICC, 1998, pp. 339-346.
• 17: Dennis Sylvester , Kurt Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.203-211, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288614]
• 18: D. Sylvester and K. Keutzer, "System-Level Performance Modeling with BACPAC - Berkeley Advanced Chip Performance Calculator," Proc. SLIP, 1999, pp. 109-114, http ://www. eecs .berkeley. edu/-dennis/bacpac/
• 19: Universal Technical Systems, Inc., http : //www. ut s. com.
• 20: S. Takahashi, M. Edahiro and Y. Hayashi, "A New LSI Performance Prediction Model for Interconnection Analysis of Future LSIs," Proc. ASP-DAC, 1998, pp. 51-56.

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

  H. Information Systems
  H.5 INFORMATION INTERFACES AND PRESENTATION (I.7)
      H.5.2 User Interfaces (D.2.2, H.1.2, I.3.6)
          Subjects: Graphical user interfaces (GUI)

General Terms:
Design, Human Factors, Management, Measurement, Performance, Theory

Keywords:
VLSI, expert systems, technology extrapolation