Hardware-software co-design of embedded reconfigurable architectures

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Hardware-software co-design of embedded reconfigurable architectures

Full text

Pdf (115 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 37th Annual Design Automation Conference table of contents

Los Angeles, California, United States

Pages: 507 - 512

Year of Publication: 2000

ISBN:1-58113-187-9

Authors

Yanbing Li	Synopsys Inc., 700 East Middlefield Rd. Mountain View, CA
Tim Callahan	Department of EECS, Univ. of California, Berkeley, CA
Ervan Darnell	Silicon Spice, 415 East Middlefield Rd., Mountain View, CA
Randolph Harr	Synopsys Inc., 700 East Middlefield Rd. Mountain View, CA
Uday Kurkure	Synopsys Inc., 700 East Middlefield Rd. Mountain View, CA
Jon Stockwood	Synopsys Inc., 700 East Middlefield Rd. Mountain View, CA

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 39, Downloads (12 Months): 164, Citation Count: 49

Additional Information:

abstract references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/337292.337559 What is a DOI?

ABSTRACT

In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically reconfigurable datapath (e.g. an FPGA), and a memory hierarchy. We have developed a framework called Nimble that automatically compiles system-level applications specified in C to executables on the target platform. A key component of this framework is a hardware/software partitioning algorithm that performs fine-grained partitioning (at loop and basic-block levels) of an application to execute on the combined CPU and datapath. The partitioning algorithm optimizes the global application execution time, including the software and hardware execution times, communication time and datapath reconfiguration time. Experimental results on real applications show that our algorithm is effective in rapidly finding close to optimal solutions.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Timothy J. Callahan , John Wawrzynek, Instruction-Level Parallelism for Reconfigurable Computing, Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm, p.248-257, August 31-September 03, 1998
	2	Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of embedded systems, Proceedings of the 34th annual conference on Design automation, p.703-708, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266341]
	3	Robert P. Dick , Niraj K. Jha, CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.62-67, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288561]
	4	Rolf Ernst , Jorg Henkel , Thomas Benner, Hardware-Software Cosynthesis for Microcontrollers, IEEE Design & Test, v.10 n.4, p.64-75, October 1993 [doi>10.1109/54.245964]
	5	Rajesh K. Gupta , Giovanni De Micheli, Hardware-Software Cosynthesis for Digital Systems, IEEE Design & Test, v.10 n.3, p.29-41, July 1993 [doi>10.1109/54.232470]
	6	J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
	7	Asawaree Kalavade , Edward A. Lee, A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem, Proceedings of the 3rd international workshop on Hardware/software co-design, September 22-24, 1994, Grenoble, France
	8	Meenakshi Kaul , Ranga Vemuri , Sriram Govindarajan , Iyad Ouaiss, An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.616-622, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310010]
	9	Y. Li and W. Wolf, "Hardware/software co-synthesis with memory hierarchies," IEEE Transactions on CAD, vol. 18, no.10, pp.1405-1417, Oct. 1999.
	10	S. Prakash and A. Parker, "SOS: synthesis of applicationspecific heterogeneous multiprocessor systems," Journal of Parallel and Distributed Computing, vol.16, pp.338-351, 1992.
	11	W. Wolf. "Hardware/software co-design of embedded systems," Proceedings of the IEEE, July 1994.
	12	Maya Gokhale , Aaron Marks, Automatic Synthesis of Parallel Programs Targeted to Dynamically Reconfigurable Logic Arrays, Proceedings of the 5th International Workshop on Field-Programmable Logic and Applications, p.399-408, September 01, 1995
	13	TSI Telsys, "ACE2 Card Manual", 1998.

CITED BY 49

	José M. Moya , Fernando Rincón , Francisco Moya , Juan Carlos López, Improving embedded system design by means of HW-SW compilation on reconfigurable coprocessors, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Juanjo Noguera , Rosa M. Badia, HW/SW codesign techniques for dynamically reconfigurable architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.399-415, August 2002
	Clark N. Taylor , Debashis Panigrahi , Sujit Dey, Design of an adaptive architecture for energy efficient wireless image communication, Embedded processor design challenges: systems, architectures, modeling, and simulation-SAMOS, Springer-Verlag New York, Inc., New York, NY, 2002
	Massimo Baleani , Frank Gennari , Yunjian Jiang , Yatish Patel , Robert K. Brayton , Alberto Sangiovanni-Vincentelli, HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	Paul Pop , Petru Eles , Traian Pop , Zebo Peng, An approach to incremental design of distributed embedded systems, Proceedings of the 38th conference on Design automation, p.450-455, June 2001, Las Vegas, Nevada, United States
	Alberto La Rosa , Luciano Lavagno , Claudio Passerone, A software development tool chain for a reconfigurable processor, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Z. Huang , S. Malik, Managing dynamic reconfiguration overhead in systems-on-a-chip design using reconfigurable datapaths and optimized interconnection networks, Proceedings of the conference on Design, automation and test in Europe, p.735, March 2001, Munich, Germany
	Ian Robertson , James Irvine, A design flow for partially reconfigurable hardware, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.257-283, May 2004
	Ian Robertson , James Irvine , Patrick Lysaght , David Robinson, Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA
	Malay Haldar , Anshuman Nayak , Alok Choudhary , Prith Banerjee, A system for synthesizing optimized FPGA hardware from MATLAB, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Daler N. Rakhmatov , Sarma B. K. Vrudhula, Hardware-software bipartitioning for dynamically reconfigurable systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	Greg Stitt , Frank Vahid, Hardware/software partitioning of software binaries, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.164-170, November 10-14, 2002, San Jose, California
	Girish Venkataramani , Walid Najjar , Fadi Kurdahi , Nader Bagherzadeh , Wim Bohm , Jeff Hammes, Automatic compilation to a coarse-grained reconfigurable system-opn-chip, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.4, p.560-589, November 2003
	W. Böhm , J. Hammes , B. Draper , M. Chawathe , C. Ross , R. Rinker , W. Najjar, Mapping a Single Assignment Programming Language to Reconfigurable Systems, The Journal of Supercomputing, v.21 n.2, p.117-130, February 2002
	J. Noguera , R. Badia, A HW/SW partitioning algorithm for dynamically reconfigurable architectures, Proceedings of the conference on Design, automation and test in Europe, p.729, March 2001, Munich, Germany
	Mahmoud Meribout , Masato Motomura, New design methodology with efficient prediction of quality metrics for logic level design towards dynamic reconfigurable logic, Journal of Systems Architecture: the EUROMICRO Journal, v.48 n.8-10, p.285-310, March 2003
	Walid A. Najjar , Wim Böhm , Bruce A. Draper , Jeff Hammes , Robert Rinker , J. Ross Beveridge , Monica Chawathe , Charles Ross, High-Level Language Abstraction for Reconfigurable Computing, Computer, v.36 n.8, p.63-69, August 2003
	Mahmoud Meribout , Masato Motomura, Efficient metrics and high-level synthesis for dynamically reconfigurable logic, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.6, p.603-621, June 2004
	Paul Pop , Petru Eles , Zebo Peng , Traian Pop, Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.8, p.793-811, August 2004
	J. Harkin , T. M. McGinnity , L. P. Maguire, Modeling and optimizing run-time reconfiguration using evolutionary computation, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.4, p.661-685, November 2004
	Mihai Budiu , Girish Venkataramani , Tiberiu Chelcea , Seth Copen Goldstein, Spatial computation, ACM SIGARCH Computer Architecture News, v.32 n.5, December 2004
	Byoungro So , Mary W. Hall , Pedro C. Diniz, A compiler approach to fast hardware design space exploration in FPGA-based systems, ACM SIGPLAN Notices, v.37 n.5, May 2002
	A. C. Zawada , N. L. Seed , P. A. Ivey, Continuous and high coverage self-testing of dynamically re-configurable systems, Parallel Computing, v.28 n.7-8, p.1155-1178, August 2002
	Timothy J. Callahan , John R. Hauser , John Wawrzynek, The Garp Architecture and C Compiler, Computer, v.33 n.4, p.62-69, April 2000
	Lesley Shannon , Paul Chow, Using reconfigurability to achieve real-time profiling for hardware/software codesign, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA
	Katherine Compton , Scott Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys (CSUR), v.34 n.2, p.171-210, June 2002
	Yun Liang , Tulika Mitra, Cache modeling in probabilistic execution time analysis, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Greg Stitt, Hardware/software partitioning with multi-version implementation exploration, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
	Issam W. Damaj, Parallel algorithms development for programmable logic devices, Advances in Engineering Software, v.37 n.9, p.561-582, September 2006
	Philip Garcia , Katherine Compton , Michael Schulte , Emily Blem , Wenyin Fu, An overview of reconfigurable hardware in embedded systems, EURASIP Journal on Embedded Systems, v.2006 n.1, p.13-13, January 2006
	Eva Dejnožková , Petr Dokládal, Embedded real-time architecture for level-set-based active contours, EURASIP Journal on Applied Signal Processing, v.2005 n.1, p.2788-2803, 1 January 2005
	Andreas Koch, Efficient integration of pipelined IP blocks into automatically compiled datapaths, EURASIP Journal on Embedded Systems, v.2007 n.1, p.9-9, January 2007
	Zhiguo Ge , Weng-Fai Wong , Hock-Beng Lim, DRIM: a low power dynamically reconfigurable instruction memory hierarchy for embedded systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Marco D. Santambrogio , Seda Ogrenci Memik , Vincenzo Rana , Umut A. Acar , Donatella Sciuto, A novel SoC design methodology combining adaptive software and reconfigurable hardware, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	Alberto La Rosa , Luciano Lavagno , Claudio Passerone, Hardware/Software Design Space Exploration for a Reconfigurable Processor, Proceedings of the conference on Design, Automation and Test in Europe, p.10570, March 03-07, 2003
	Debashis Panigrahi , Clark N. Taylor , Sujit Dey, A Hardware/Software Reconfigurable Architecture for Adaptive Wireless Image Communication, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.553, January 07-11, 2002
	Li Shang , Niraj K. Jha, Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems with Dynamically Reconfigurable FPGAs, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.345, January 07-11, 2002
	M. Borgatti , A. Capello , U. Rossi , J.-L. Lambert , I. Moussa , F. Fummi , G. Pravadelli, An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.266-271, March 07-11, 2005
	Todor Stefanov , Claudiu Zissulescu , Alexandru Turjan , Bart Kienhuis , Ed Deprettere, System Design Using Kahn Process Networks: The Compaan/Laura Approach, Proceedings of the conference on Design, automation and test in Europe, p.10340, February 16-20, 2004
	Alberto La Rosa , Claudio Passerone , Francesco Gregoretti , Luciano Lavagno, Implementation of a UMTS Turbo-Decoder on a Dynamically Reconfigurable Platform, Proceedings of the conference on Design, automation and test in Europe, p.21218, February 16-20, 2004
	Huynh Phung Huynh , Joon Edward Sim , Tulika Mitra, An efficient framework for dynamic reconfiguration of instruction-set customization, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
	Lech Jówiak , Sien-An Ong, Quality-driven model-based architecture synthesis for real-time embedded SoCs, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.3-4, p.349-368, March, 2008
	Greg Stitt , Frank Vahid, Binary synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-30, August 2007
	Gang Wang , Wenrui Gong , Ryan Kastner, Application partitioning on programmable platforms using the ant colony optimization, Journal of Embedded Computing, v.2 n.1, p.119-136, January 2006
	Yun Liang , Tulika Mitra, Static analysis for fast and accurate design space exploration of caches, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
	Issam W. Damaj, Higher-level hardware synthesis of the KASUMI algorithm, Journal of Computer Science and Technology, v.22 n.1, p.60-70, January 2007
	Issam W. Damaj, Parallel algorithms development for programmable devices with application from cryptography, International Journal of Parallel Programming, v.35 n.6, p.529-572, December 2007
	Andrew Putnam , Susan Eggers , Dave Bennett , Eric Dellinger , Jeff Mason , Henry Styles , Prasanna Sundararajan , Ralph Wittig, Performance and power of cache-based reconfigurable computing, ACM SIGARCH Computer Architecture News, v.37 n.3, June 2009
	Zain-ul-Abdin , Bertil Svensson, Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing, Microprocessors & Microsystems, v.33 n.3, p.161-178, May, 2009