The design and use of simplepower: a cycle-accurate energy estimation tool

ABSTRACT

In this paper, we presen t the design and use of a comprehensiv e framework, SimplePower, for ev aluating the effect of high-level algorithmic, architectural, and compilation trade-offs on energy. An execution-driven, cycle-accurate RT lev el energy estimation tool that uses transition sensitive energy models forms the cornerstone of this framework. SimplePower also pro vides the energy consumed in the memory system and on-chip buses using analytical energy models. We presen t the use of SimplePower to evaluate the impact of a new selective gated pipeline register optimization, a high-level data transformation and a pow er-conscious post compilation optimization (register relabeling) on the datapath, memory and on-chip bus energy, respectively. We find that these three optimizations reduce the energy by 18-36% in the datapath, 62% in the memory system and 12% in the instruction cache data bus, respectively.

REFERENCES

• 1: L. Benini, A. Bogoliolo, M. Favalli, and G. D. Micheli. Regression models for behavioral power estimates. In Proceedings of International Workshop on Power, Timing, Modeling, Optimization and Simulation, page 179, September 1996.
• 2: D. Burger and T. Austin. The simplescalar tool set, version 2.0. Technical report, Computer Sciences Department, University of Wisconsin, June, 1997.
• 3: Michał Cierniak , Wei Li, Unifying data and control transformations for distributed shared-memory machines, Proceedings of the ACM SIGPLAN 1995 conference on Programming language design and implementation, p.205-217, June 18-21, 1995, La Jolla, California, United States
• 4: Mark D. Hill , James R. Larus , Alvin R. Lebeck , Madhusudhan Talluri , David A. Wood, Wisconsin Architectural Research Tool Set, ACM SIGARCH Computer Architecture News, v.21 n.4, p.8-10, Sept. 1993 [doi>10.1145/165496.165500]
• 5: Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
• 6: M. Kandemir , A. Choudhary , J. Ramanujam , P. Banerjee, Improving locality using loop and data transformations in an integrated framework, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.285-297, November 1998, Dallas, Texas, United States
• 7: M. Kandemir , N. Vijaykrishnan , M. J. Irwin , W. Ye, Influence of compiler optimizations on system power, Proceedings of the 37th conference on Design automation, p.304-307, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337425]
• 8: Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, September 1995 [doi>10.1109/MDT.1995.466383]
• 9: P. Landman and J. Rabaey. Activity-sensitive architectural power analysis. IEEE Transaction on CAD, TCAD-15(6), page 571, June 1996.
• 10: Jing-Yuan Lin , Wen-Zen Shen , Jing-Yang Jou, A power modeling and characterization method for macrocells using structure information, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.502-506, November 09-13, 1997, San Jose, California, United States
• 11: D. Liu and C. Svensson. Power consumption estimation in cmos vlsi chips. IEEE Journal of Solid-State Circuits, page 663, June 1994.
• 12: Diana Marculescu , Radu Marculescu , Massoud Pedram, Information theoretic measures of energy consumption at register transfer level, Proceedings of the 1995 international symposium on Low power design, p.81-86, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224096]
• 13: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Energy characterization based on clustering, Proceedings of the 33rd annual conference on Design automation, p.702-707, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240651]
• 14: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 15: S. Powell and P. Chau. Estimating power dissipation of vlsi signal processing chips: the pfa technique. In VLSI Signal Processing, IV, page 250, 1990.
• 16: Massoud Pedram , Jan M. Rabaey, Power Aware Design Methodologies, Kluwer Academic Publishers, Norwell, MA, 2002
• 17: J. Sacha and M. J. Irwin. Number representation for reducing data bus power dissipation. In Proceedings of the 33rd Asilornar Conference on Signals, Systems, and Computers, November 1998.
• 18: W.-T. Shiue and C. Chakrabarti. Memory exploration for low power, embedded systems, clpe-tr-9-1999-20. Technical report Arizona State University, 1999.
• 19: Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224093]
• 20: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 21: M. C. Toburen, T. M. Conte, and M. Reilly. Instruction scheduling for low power dissipation in high performance processors. In Proceedings of the Power Driven Micro-architecture Workshop in conjunction with the ISCA'98, June 1998.
• 22: Qing Wu , Qinru Qiu , Massoud Pedram , Chih-Shun Ding, Cycle-accurate macro-models for RT-level power analysis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.520-528, Dec. 1998 [doi>10.1109/92.736123]
• 23: Y. Zhang, R. Y. Chen, W. Ye, and M. J. Irwin. System level interconnect power modeling. In Proceedings of the 11th International ASIC Conference, page 289, September 1998.

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.1 CONTROL STRUCTURES AND MICROPROGRAMMING
  B.8 Performance and Reliability

  C. Computer Systems Organization

General Terms:
Algorithms, Design, Measurement, Performance, Theory