Binary translation and architecture convergence issues for IBM system/390

ABSTRACT

We describe the design issues in an implementation of the ESA/390 architecture based on binary translation to a very long instruction word (VLIW) processor. During binary translation, complex ESA/390 instructions are decomposed into instruction “primitives” which are then scheduled onto a wide-issue machine. The aim is to achieve high instruction level parallelism due to the increased scheduling and optimization opportunities which can be exploited by binary translation software, combined with the efficiency of long instruction word architectures. A further aim is to study the feasibility of a common execution platform for different instruction set architectures, such as ESA/390, RS?6000, AS/400 and the Java Virtual Machine, so that multiple systems can be built around a common execution platform.

REFERENCES

• 1: K. Ebcioglu and E. Altman. DAISY: dynamic compilation for 100% architectural compatibility. Research Report RC 20538, IBM TJ. Watson Research Center, Yorktown Heights, NY, 1996.
• 2: K. Ebcioglu, E. R. Altman, and E. Hokenek. A JAVA ILP machine based on fast dynamic compilation. In IEEE MASCOTS International Workshop on Security and Efficiency Aspects of Java, January 1997.
• 3: Achieving High Performance via Co-Designed Virtual Machines, Proceedings of the 1998 International Workshop on Innovative Architecture, p.77, October 26-28, 1998
• 4: Gabriel M. Silberman , Kemal Ebcioğlu, An architectural framework for migration from CISC to higher performance platforms, Proceedings of the 6th international conference on Supercomputing, p.198-215, July 19-24, 1992, Washington, D. C., United States [doi>10.1145/143369.143410]
• 5: Gabriel M. Silberman , Kemal Ebcioglu, An Architectural Framework for Supporting Heterogeneous Instruction-Set Architectures, Computer, v.26 n.6, p.39-56, June 1993 [doi>10.1109/2.214441]
• 6: Kemal Ebcioğlu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, United States
• 7: Kemal Ebcioglu , Erik R. Altman , Sumedh W. Sathaye , Michael Gschwind, Execution-Based Scheduling for VLIW Architectures, Proceedings of the 5th International Euro-Par Conference on Parallel Processing, p.1269-1280, August 31-September 03, 1999
• 8: Kemal Ebcioğlu , Erik R. Altman , Michael Gschwind , Sumedh Sathaye, Optimizations and oracle parallelism with dynamic translation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.284-295, November 16-18, 1999, Haifa, Israel
• 9: C. May, Mimic: a fast system/370 simulator, Papers of the Symposium on Interpreters and interpretive techniques, p.1-13, June 24-26, 1987, St. Paul, Minnesota, United States
• 10: S. Kim, S.-M. Moon, K. Ebcioglu, and E, Altman. VLa'ITe: a Java just-in-time compiler for VLIW with fast scheduling and register allocation. To appear.
• 11: P. Hohensee, M. Myszewski, and D. Reese. WABI CPU emulation. In Hot Chips VIII, Palo Alto, CA, 1996.
• 12: M. Gschwind. Method for the deferred materialization of condition code information. Research Disclosures, 1999. (to appear).
• 13: K. Ebcioglu. Some design ideas for a VLIW architecture for sequential-natured softwhre. In M. Cosnard et al., editor, Parallel Processing, pages 3-21. North-Holland, 1988. (Proceedings of IFIP WG 10.3 Working Conference on Parallel Processing).
• 14: Sarita V. Adve , Kourosh Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, v.29 n.12, p.66-76, December 1996 [doi>10.1109/2.546611]
• 15: J. Moreno and M. Moudgill. Method and apparatus for reordering of memory operations in a processor. US Patent No. 5,758,051, May 1998.
• 16: Eric L. Boyd , Edward S. Davidson, Hierarchical performance modeling with MACS: a case study of the convex C-240, Proceedings of the 20th annual international symposium on Computer architecture, p.203-210, May 16-19, 1993, San Diego, California, United States
• 17: Kemal Ebcioglu , Randy D. Groves , Ki-Chang Kim , Gabriel M. Silberman , Isaac Ziv, VLIW compilation techniques in a superscalar environment, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.36-48, June 20-24, 1994, Orlando, Florida, United States
• 18: Anton Chernoff , Mark Herdeg , Ray Hookway , Chris Reeve , Norman Rubin , Tony Tye , S. Bharadwaj Yadavalli , John Yates, FX!32: A Profile-Directed Binary Translator, IEEE Micro, v.18 n.2, p.56-64, March 1998 [doi>10.1109/40.671403]
• 19: Mendel Rosenblum , Stephen A. Herrod , Emmett Witchel , Anoop Gupta, Complete Computer System Simulation: The SimOS Approach, IEEE Parallel & Distributed Technology: Systems & Technology, v.3 n.4, p.34-43, December 1995 [doi>10.1109/88.473612]
• 20: Richard L. Sites , Anton Chernoff , Matthew B. Kirk , Maurice P. Marks , Scott G. Robinson, Binary translation, Communications of the ACM, v.36 n.2, p.69-81, Feb. 1993 [doi>10.1145/151220.151227]
• 21: A. Klaiber. The technology behind crusoe processors. Technical report, Transmeta Corp., Santa Clara, CA, January 2000.
• 22: E. Kelly, R. Cmelik, and M. Wing. Memory controller for a microprocessor for detecting a failure of speculation on the physical nature of a component being addressed. US Patent 5832205, November 1998.
• 23: Ravi Nair , Martin E. Hopkins, Exploiting instruction level parallelism in processors by caching scheduled groups, Proceedings of the 24th annual international symposium on Computer architecture, p.13-25, June 01-04, 1997, Denver, Colorado, United States
• 24: Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 25: An Eight Issue Tree-VLIW Processor for Dynamic Binary Translation, Proceedings of the International Conference on Computer Design, p.488, October 05-05, 1998

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.5 COMPUTER SYSTEM IMPLEMENTATION
      C.5.1 Large and Medium ("Mainframe") Computers

          Nouns: IBM System/390

Additional Classification:
  C. Computer Systems Organization
  C.0 GENERAL
      Subjects: Instruction set design (e.g., RISC, CISC, VLIW)

General Terms:
Design, Measurement, Performance, Theory