System-level power optimization: techniques and tools

ABSTRACT

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery is organized around three main phases of a system design: conceptualization and modeling design and implementation, and runtime management. For each phase, we review recent techniques for energy-efficient design of both hardware and software.

REFERENCES

• 1: ADVANCED MICRO DEVICES, 1998. AM29SLxxx low-voltage flash memories.
• 2: ADVANCED RISC MACHINES LTD., 1996. ARM software development toolkit version 2.11.
• 3: AGRAWAL, P. 1998. Energy conservation design techniques for mobile wireless VLSI systems. In Proceedings of the Computer Society Workshop on VLSI System-Level Design (Apr.), 34-39.
• 4: Alfred V. Aho , Ravi Sethi , Jeffrey D. Ullman, Compilers: principles, techniques, and tools, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1986
• 5: R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.295115]
• 6: Raminder S. Bajwa , Mitsuru Hiraki , Hirotsugu Kojima , Douglas J. Gorny , Kenichi Nitta , Avadhani Shridhar , Koichi Seki , Katsuro Sasaki, Instruction buffering to reduce power in processors for signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.417-424, Dec. 1997 [doi>10.1109/92.645068]
• 7: BAMBOS, N. 1998. Toward power-sensitive network architectures in wireless communications. IEEE Personal Commun. 5, 3 (June), 50-58.
• 8: Luca Benini , Giovanni de Micheli, Dynamic Power Management: Design Techniques and CAD Tools, Kluwer Academic Publishers, Norwell, MA, 1998
• 9: Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
• 10: L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 11: Luca Benini , Giovanni De Mecheli , Enrico Macii , Massimo Poncino , Stefano Quer, Power optimization of core-based systems by address bus encoding, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.554-562, Dec. 1998 [doi>10.1109/92.736127]
• 12: Luca Benini , Robin Hodgson , Polly Siegel, System-level power estimation and optimization, Proceedings of the 1998 international symposium on Low power electronics and design, p.173-178, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280881]
• 13: L. Benini , A. Macii , E. Macii , M. Poncino , R. Scarsi, Synthesis of low-overhead interfaces for power-efficient communication over wide buses, Proceedings of the 36th ACM/IEEE conference on Design automation, p.128-133, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309898]
• 14: BENINI, L., BOGLIOLO, A., PALEOLOGO, G., AND DE MICHELI, G. 1999b. Policy optimization for dynamic power management. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 18, 6 (June), 813-833.
• 15: Jason J. Brown , Danny Z. Chen , Garrison W. Greenwood , Xiaobo Hu , Richard W. Taylor, Scheduling for power reduction in a real-time system, Proceedings of the 1997 international symposium on Low power electronics and design, p.84-87, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263289]
• 16: Erik Brunvand , Steven Nowick , Kenneth Yun, Practical advances in asynchronous design and in asynchronous/synchronous interfaces, Proceedings of the 36th ACM/IEEE conference on Design automation, p.104-109, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309889]
• 17: Thomas D. Burd , Robert W. Brodersen, Processor design for portable systems, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.203-221, Aug./Sept. 1996 [doi>10.1007/BF01130406]
• 18: CATTHOOR, F., FRANSSEN, F., WUYTACK, S., NACHTERGAELE, L., AND DE MAN, H. 1994. Global communication and memory optimizing transformations for low power systems. In Proceedings of the International Workshop on Low Power Design, 203-208.
• 19: Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
• 20: CATTHOOR, F., WUYTACK, S., DE GREEF, E., FRANSSEN, F., NACHTERGAELE, L., AND DE MAN, H. 1998b. System-level transformations for low-power data transfer and storage. In Low- Power CMOS Design, R. Chandrakasan and R. Brodersen, Eds. IEEE Press, Piscataway, NJ.
• 21: CHANDRAKASAN, A. P., POTKONJAK, M., MEHRA, R., RABAEY, J., AND BRODERSEN, R. 1995. Optimizing power using transformations. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 14, 1 (Jan.), 13-32.
• 22: Anantha P. Chandrakasan , Robert W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, Norwell, MA, 1995
• 23: Jui-Ming Chang , Massoud Pedram, Energy minimization using multiple supply voltages, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.436-443, Dec. 1997 [doi>10.1109/92.645070]
• 24: Paul M. Chau , Scott R. Powell, Power dissipation of VLSI array processing systems, Journal of VLSI Signal Processing Systems, v.4 n.2-3, p.199-212, May 1992 [doi>10.1007/BF00925122]
• 25: J. Y. Chen , W. B. Jone , J. S. Wang , H.-I. Lu , T. F. Chen, Segmented bus design for low-power systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.25-29, March 1999 [doi>10.1109/92.748197]
• 26: Eui-Young Chung , Luca Benini , Alessandro Bogiolo , Giovanni De Micheli, Dynamic power management for non-stationary service requests, Proceedings of the conference on Design, automation and test in Europe, p.18-es, January 1999, Munich, Germany [doi>10.1145/307418.307456]
• 27: Jae W. Chung , De-Yu Kao , Chung-Kuan Cheng , Ting-Ting Lin, Optimization of power dissipation and skew sensitivity in clock buffer synthesis, Proceedings of the 1995 international symposium on Low power design, p.179-184, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224113]
• 28: T. M. Conte , K. N. P. Menezes , S. W. Sathaye, A technique to determine power-efficient, high-performance superscalar processors, Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS'95), p.324, January 04-07, 1995
• 29: Sari L. Coumeri , Donald E. Thomas, Memory modeling for system synthesis, Proceedings of the 1998 international symposium on Low power electronics and design, p.179-184, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280885]
• 30: William J. Dally , John W. Poulton, Digital systems engineering, Cambridge University Press, New York, NY, 1998
• 31: DASGUPTA, A. AND KARRI, R. 1998. High-reliability, low-energy microarchitecture synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17, 12 (Dec.), 1273-1280.
• 32: Julio L. da Silva, Jr. , Francky Catthoor , Diederik Verkest , Hugo de Man, Power exploration for dynamic data types through virtual memory management refinement, Proceedings of the 1998 international symposium on Low power electronics and design, p.311-316, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280944]
• 33: Bharat P. Dave , Ganesh Lakshminarayana , Niraj K. Jha, COSYN: hardware-software co-synthesis of heterogeneous distributed embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.1, p.92-104, March 1999 [doi>10.1109/92.748204]
• 34: G. Debnath , K. Debnath , R. Fernando, The Pentium processor-90/100, microarchitecture and low power circuit design, Proceedings of the 8th International Conference on VLSI Design, p.185, January 04-07, 1995
• 35: DE GREEF, E., CATTHOOR, F., AND DE MAN, H. 1998. Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems. IEEE Trans. Circuits Syst. Video Technol. 8, 6 (Oct.), 719-733.
• 36: DE MICHELI, a. AND GUPTA, R. 1997. Hardware/sofware co-design. Proc. IEEE 95, 3 (Mar.), 349-365.
• 37: Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
• 38: Fred Douglis , P. Krishnan , Brian N. Bershad, Adaptive Disk Spin-down Policies for Mobile Computers, Proceedings of the 2nd Symposium on Mobile and Location-Independent Computing, p.121-137, April 10-11, 1995
• 39: DOUGHERTY, W., PURSLEY, D., AND THOMAS, D. 1998. Instruction subsetting: Trading power for programmability. In Proceedings of the Computer Society Workshop on VLSI System-Level Design (Apr.), 42-47.
• 40: Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
• 41: Carla Schlatter Ellis, The Case for Higher-Level Power Management, Proceedings of the The Seventh Workshop on Hot Topics in Operating Systems, p.162, March 28-30, 1999
• 42: Amir H. Farrahi , Gustavo E. Téllez , Majid Sarrafzadeh, Memory segmentation to exploit sleep mode operation, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.36-41, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217503]
• 43: Amir H. Farrahi , Majid Sarrafzadeh, System partitioning to maximize sleep time, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.452-455, November 05-09, 1995, San Jose, California, United States
• 44: Jason Flinn , M. Satyanarayanan, Energy-aware adaptation for mobile applications, Proceedings of the seventeenth ACM symposium on Operating systems principles, p.48-63, December 12-15, 1999, Charleston, South Carolina, United States
• 45: Steve B. Furber, ARM System Architecture, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1996
• 46: Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
• 47: Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
• 48: Sonya Gary , Pete Ippolito , Gianfranco Gerosa , Carl Dietz , Jim Eno , Hector Sanchez, PowerPC 603, A Microprocessor for Portable Computers, IEEE Design & Test, v.11 n.4, p.14-23, October 1994 [doi>10.1109/54.329447]
• 49: Catherine H. Gebotys, Low energy memory and register allocation using network flow, Proceedings of the 34th annual conference on Design automation, p.435-440, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266192]
• 50: Tony Givargis , Frank Vahid, Interface exploration for reduced power in core-based systems, Proceedings of the 11th international symposium on System synthesis, p.117-122, December 02-04, 1998, Hsinchu, Taiwan, China
• 51: GOLDING, R., BOSH, P., AND WILKES, J. 1996. Idleness is not Sloth. Hewlett-Packard, Fort Collins, CO.
• 52: GONZALEZ, R. AND HOROWITZ, M. 1996. Energy dissipation in general purpose microprocessors. IEEE J. Solid-State Circuits 31, 9 (Sept.), 1277-1284.
• 53: GOOSSENS, G., PAULIN, P., VAN PRAET, J., LANNEER, D., GUERTS, W., KIFLI, A., AND LIEM, C. 1997.Embedded software in real-time signal processing systems: Design technologies. Proc. IEEE 85, 3 (Mar.), 436-454.
• 54: Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, United States [doi>10.1145/215530.215546]
• 55: Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual conference on Design automation, p.726-731, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277226]
• 56: Lisa Guerra , Miodrag Potkonjak , Jan Rabaey, A methodology for guided behavioral-level optimization, Proceedings of the 35th annual conference on Design automation, p.309-314, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277134]
• 57: Vadim Gutnik , Anantha P. Chandrakasan, Embedded power supply for low-power DSP, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.425-435, Dec. 1997 [doi>10.1109/92.645069]
• 58: Nikolaos Bellas Ibrahim Hajj , George Stamoulis , N. Bellas , C. Polychronopoulos, Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors, Proceedings of the 1998 international symposium on Low power electronics and design, p.70-75, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280788]
• 59: HARRIS ET AL., E. 1995. Technology directions for portable computers. Proc. IEEE 83, 4 (Apr.), 636-657.
• 60: Atsushi Hasegawa , Ikuya Kawasaki , Kouji Yamada , Shinichi Yoshioka , Shumpei Kawasaki , Prasenjit Biswas, SH3: High Code Density, Low Power, IEEE Micro, v.15 n.6, p.11-19, December 1995 [doi>10.1109/40.476254]
• 61: Rajamohana Hegde , Naresh R. Shanbhag, Energy-efficiency in presence of deep submicron noise, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.228-234, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288618]
• 62: David P. Helmbold , Darrell D. E. Long , Bruce Sherrod, A dynamic disk spin-down technique for mobile computing, Proceedings of the 2nd annual international conference on Mobile computing and networking, p.130-142, November 1996, Rye, New York, United States [doi>10.1145/236387.236423]
• 63: A. Hemani , T. Meincke , S. Kumar , A. Postula , T. Olsson , P. Nilsson , J. Oberg , P. Ellervee , D. Lundqvist, Lowering power consumption in clock by using globally asynchronous locally synchronous design style, Proceedings of the 36th ACM/IEEE conference on Design automation, p.873-878, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310091]
• 64: Jörg Henkel, A low power hardware/software partitioning approach for core-based embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.122-127, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309896]
• 65: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 66: Inki Hong , Miodrag Potkonjak , Ramesh Karri, Power optimization using divide-and-conquer techniques for minimization of the number of operations, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.108-111, November 09-13, 1997, San Jose, California, United States
• 67: Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277088]
• 68: Inki Hong , Miodrag Potkonjak , Mani B. Srivastava, On-line scheduling of hard real-time tasks on variable voltage processor, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.653-656, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289105]
• 69: I. Hong , G. Qu , M. Potkonjak , M. B. Srivastava, Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processors, Proceedings of the IEEE Real-Time Systems Symposium, p.178, December 02-04, 1998
• 70: Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.28-32, November 09-13, 1997, San Jose, California, United States
• 71: INTEL. 1998. SA-1100 Microprocessor Technical Reference Manual. Intel Corp., Santa Clara, CA.
• 72: Tohru Ishihara , Hiroto Yasuura, Voltage scheduling problem for dynamically variable voltage processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.197-202, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280894]
• 73: ISHIHARA, T. AND YASUURA, M. 1998. Power-Pro: Programmable power management architecture. In Proceedings of the on Asia and South Pacific Design Automation (Feb.), 321-322.
• 74: ITOH, K., SASAKI, K., AND NAKAGOME, Y. 1995. Trends in low-power RAM circuit technologies. Proc. IEEE 83, 4 (Apr.), 524-543.
• 75: Mark C. Johnson , Kaushik Roy, Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.72-77, October 07-09, 1996
• 76: JouPPI, N. AND WILTON, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31, 5 (May), 677-688.
• 77: Toni Juan , Tomas Lang , Juan J. Navarro, Reducing TLB power requirements, Proceedings of the 1997 international symposium on Low power electronics and design, p.196-201, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263332]
• 78: Atul Kalambur , Mary Jane Irwin, An extended addressing mode for low power, Proceedings of the 1997 international symposium on Low power electronics and design, p.208-213, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263336]
• 79: Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
• 80: B. Kapoor, Low Power Memory Architectures for Video Applications, Proceedings of the Great Lakes Symposium on VLSI '98, p.2, February 19-24, 1998
• 81: KARLIN, A., MANASSE, M., MCGEOCH, L., AND OWICKI, S. 1994. Competitive randomized algorithms for nonuniform problems. Algorithmica 11, 6 (June), 542-571.
• 82: Daehong Kim , Kiyoung Choi, Power-conscious high level synthesis using loop folding, Proceedings of the 34th annual conference on Design automation, p.441-445, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266194]
• 83: Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 84: Johnson Kin , Chunho Lee , William H. Mangione-Smith , Miodrag Potkonjak, Power efficient mediaprocessors: design space exploration, Proceedings of the 36th ACM/IEEE conference on Design automation, p.321-326, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309943]
• 85: KIROVSKI, D., LEE, C., POTKONJAK, M., AND MANGIONE-SMITH, W. 1998. Synthesis of power efficient systems-on-silicon. In Proceedings of the Conference on Asian and South Pacific Design Automation (Feb.), 557-562.
• 86: Darko Kirovski , Miodrag Potkonjak, System-level synthesis of low-power hard real-time systems, Proceedings of the 34th annual conference on Design automation, p.697-702, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266325]
• 87: Uming Ko , Poras T. Balsara , Ashwini K. Nanda, Energy optimization of multilevel cache architectures for RISC and CISC processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.2, p.299-308, June 1998 [doi>10.1109/92.678891]
• 88: Satoshi Komatsu , Makoto Ikeda , Kunihiro Asada, Low Power Chip Interface Based on Bus Data Encoding with Adaptive Code-Book Method, Proceedings of the Ninth Great Lakes Symposium on VLSI, p.368, March 04-06, 1999
• 89: KRISHNAN, P., LONG, P., AND VITTER, g. 1995. Adaptive disk spindown via optimal rent-to-buy in probabilistic environments. In Proceedings of the 12th International Conference on Machine Learning (Lake Tahoe, CA), 322-330.
• 90: KULKARNI, C., CATTHOOR, F., AND DE MAN, H. 1998. Code transformations for low power caching in embedded multimedia processors. In Proceedings of the First Merged IPPS/ SPDP Symposium on Parallel and Distributed Processing (IPPS/SPDP '98, Mar.), 23-26.
• 91: Nand Kumar , Srinivas Katkoori , Leo Rader , Ranga Vemuri, Profile-Driven Behavioral Synthesis for Low-Power VLSI Systems, IEEE Design & Test, v.12 n.3, p.70-84, September 1995 [doi>10.1109/MDT.1995.466383]
• 92: Ganesh Lakshminarayana , Anand Raghunathan , Kamal S. Khouri , Niraj K. Jha , Sujit Dey, Common-case computation: a high-level technique for power and performance optimization, Proceedings of the 36th ACM/IEEE conference on Design automation, p.56-61, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309867]
• 93: Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997 [doi>10.1109/92.555992]
• 94: LEE ET AL., W. 1997. A I-V programmable DSP for wireless communications. IEEE J. Solid-State Circuits 32, 11 (Nov.), 1766-1776.
• 95: LEE, E. AND SANGIOVANNI-VINCENTELLI, A. 1998. A framework for comparing models of computation. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17, 12 (Dec.), 1217- 1229.
• 96: Haris Lekatsas , Wayne Wolf, Code compression for embedded systems, Proceedings of the 35th annual conference on Design automation, p.516-521, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277185]
• 97: Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
• 98: LIAO, S., DEVADAS, S., AND KEUTZER, K. 1998. Code density optimization for embedded DSP processors using data compression techniques. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17, 7 (July), 601-608.
• 99: David Lidsky , Jan M. Rabaey, Early power exploration—a World Wide Web application, Proceedings of the 33rd annual conference on Design automation, p.27-32, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240523]
• 100: LIDSKY, D. AND RABAEY, J. 1994. Low-power design of memory intensive functions. In Proceedings of the IEEE Symposium on Low Power Electronics (Sept.), IEEE Computer Society Press, Los Alamitos, CA, 16-17.
• 101: Tim Litch , Jeff Slaton, StrongARMing Portable Communications, IEEE Micro, v.18 n.2, p.48-55, March 1998 [doi>10.1109/40.671402]
• 102: LORCH, g. AND SMITH, A. 1998. Software strategies for portable computer energy management. IEEE Personal Commun. 5, 3 (June).
• 103: Jacob R. Lorch , Alan Jay Smith, Scheduling techniques for reducing processor energy use in MacOS, Wireless Networks, v.3 n.5, p.311-324, Oct. 1997 [doi>10.1023/A:1019177822227]
• 104: Yung-Hsiang Lu , Eui-Young Chung , Tajana Šimunić , Luca Benini , Giovanni De Micheli, Quantitative comparison of power management algorithms, Proceedings of the conference on Design, automation and test in Europe, p.20-26, March 27-30, 2000, Paris, France [doi>10.1145/343647.343688]
• 105: LUDWIG, J., NAWAB, H., AND CHANDRAKASAN, A. 1996. Low-power digital filtering using approximate processing. IEEE J. Solid-State Circuits 31, 3 (Mar.), 395-399.
• 106: MACII, E., PEDRAM, M., AND SOMENZI, F. 1998. High-level power modeling, estimation and optimization. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 17, 11 (Nov.), 1061- 1079.
• 107: Thomas L. Martin , Daniel P. Siewiorek, The impact of battery capacity and memory bandwidth on CPU speed-setting: a case study, Proceedings of the 1999 international symposium on Low power electronics and design, p.200-205, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313925]
• 108: T. Martin , D. Siewiorek, A power metric for mobile systems, Proceedings of the 1996 international symposium on Low power electronics and design, p.37-42, August 12-14, 1996, Monterey, California, United States
• 109: Renu Mehra , Lisa M. Guerra , Jan M. Rabaey, Low-power architectural synthesis and the impact of exploiting locality, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.239-258, Aug./Sept. 1996 [doi>10.1007/BF01130408]
• 110: MEHRA, R., GUERRA, L., AND RABAEY, J. 1997. A partitioning scheme for optimizing interconnect power. IEEE J. Solid-State Circuits 32, 3 (Mar.), 433-443.
• 111: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin, Some Issues in Gray Code Addressing, Proceedings of the 6th Great Lakes Symposium on VLSI, p.178, March 22-23, 1996
• 112: Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin , Rita Chen , Debashree Ghosh, Techniques for low energy software, Proceedings of the 1997 international symposium on Low power electronics and design, p.72-75, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263286]
• 113: MENDL, J. 1995. Low power microelectronics: Retrospect and prospect. Proc. IEEE 83, 4 (Apr.), 619-635.
• 114: MENG, T., GORDON, B., TSENG, E., AND HUNG, A. 1995. Portable video-on-demand in wireless communication. Proc. IEEE 83, 4 (Apr.), 659-690.
• 115: MICROSOFT AND TOSHIBA. 1996. Advanced configuration and power interface specification. Tech. Rep.
• 116: MICROSOFT. 1997. OnNow: the evolution of the PC platform. Microsoft Press, Redmond, WA.
• 117: José Monteiro , Srinivas Devadas , Pranav Ashar , Ashutosh Mauskar, Scheduling techniques to enable power management, Proceedings of the 33rd annual conference on Design automation, p.349-352, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240584]
• 118: Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
• 119: Enric Musoll , Tomás Lang , Jordi Cortadella, Working-zone encoding for reducing the energy in microprocessor address buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.568-572, Dec. 1998 [doi>10.1109/92.736129]
• 120: MUTOH, S., SHIGEMATSU, S., MATSUYA, Y., FUKUDA, H., KANEKO, T., AND YAMADA, J. 1996. A I-V multithreshold-voltage CMOS digital signal processor for mobile phone applications. IEEE J. Solid-State Circuits 31, 11 (Nov.), 1795-1802.
• 121: Lode Nachtergaele , Dennis Moolenaar , Bart Vanhoof , Francky Catthoor , Hugo De Man, System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach, Journal of VLSI Signal Processing Systems, v.18 n.2, p.89-109, Feb. 1998 [doi>10.1023/A:1008011223920]
• 122: NAMGOONG, W., YU, M., AND MENG, T. 1997. A high-efficiency variable-voltage CMOS dynamic DC-DC switching regulator. In Proceedings of the IEEE International Conference on Solid-State Circuits, IEEE Computer Society Press, Los Alamitos, CA, 380-381.
• 123: S. Hamid Nawab , Alan V. Oppenheim , Anantha P. Chandrakasan , Joseph M.Winograd , Jeffrey T.Ludwig, Approximate Signal Processing, Journal of VLSI Signal Processing Systems, v.15 n.1-2, p.177-200, Jan. 1997 [doi>10.1023/A:1007986707921]
• 124: Lars S. Nielsen , Cees Niessen, Low-power operation using self-timed circuits and adaptive scaling of the supply voltage, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.391-397, Dec. 1994 [doi>10.1109/92.335008]
• 125: NISHITANI, T.1999.Low-power architectures for programmable multimedia processors.IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E82-A, 2 (Feb.), 184-196.
• 126: Precti Ranjan Panda , Nikil D. Dutt, Low-power memory mapping through reducing address bus activity, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.309-320, Sept. 1999 [doi>10.1109/92.784092]
• 127: Ramesh Panwar , David Rennels, Reducing the frequency of tag compares for low power I-cache design, Proceedings of the 1995 international symposium on Low power design, p.57-62, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224092]
• 128: Massoud Pedram, Power minimization in IC design: principles and applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.1, p.3-56, Jan. 1996 [doi>10.1145/225871.225877]
• 129: Massoud Pedram , Hirendu Vaishnav, Power Optimization in VLSI Layout: A Survey, Journal of VLSI Signal Processing Systems, v.15 n.3, p.221-232, March 1997 [doi>10.1023/A:1007907110303]
• 130: Massoud Pedram , Qing Wu, Design considerations for battery-powered electronics, Proceedings of the 36th ACM/IEEE conference on Design automation, p.861-866, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310089]
• 131: Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280790]
• 132: POTKONJAK, M. AND RABAEY, M. 1999. Algorithm selection: A quantitative optimizationintensive approach. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 18, 5 (May), 524-532.
• 133: PUTERMAN, M. 1994. Finite Markov Decision Processes. John Wiley and Sons, Inc., New York, NY.
• 134: Gang Qu , Miodrag Potkonjak, Techniques for energy minimization of communication pipelines, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.597-600, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289092]
• 135: RABAEY, J. AND PEDRAM, M. 1996. Low Power Design Methodologies. Kluwer Academic, Dordrecht, Netherlands.
• 136: RAGHUNATHAN, A. AND JHA, N. 1997. SCALP: An iterative improvement-based low-power datapath synthesis algorithm. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 14, 11 (Nov.), 1260-1277.
• 137: Anand Raghunathan , Niraj K. Jha , Sujit Dey, High-Level Power Analysis and Optimization, Kluwer Academic Publishers, Norwell, MA, 1998
• 138: RAGHUNATHAN, A., DEY, S., AND JHA, N. 1999. Register transfer level power optimization with emphasis on glitch analysis and reduction. IEEE Trans. Comput.-Aided Des. 18, 8 (Aug.), 1114-1131.
• 139: Salil Raje , Majid Sarrafzadeh, Variable voltage scheduling, Proceedings of the 1995 international symposium on Low power design, p.9-14, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224084]
• 140: RAMPRASAD, S., SHANBHAG, N., AND HAJJ, I. 1998. Signal coding for low power: Fundamental limits and practical realizations. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), IEEE Computer Society Press, Los Alamitos, CA.
• 141: Ross, S. 1997. Introduction to Probability Models. Academic Press, Inc., New York, NY.
• 142: SACHA, J. AND IRWIN, M. 1998. Number representation for reducing switching capacitance in subband coding. In Proceedings of the International Conference on Acoustics, Speech and Signal Processing (May), 12-15.
• 143: SAIED, R. AND CHAKRABARTI, C. 1996. Scheduling for minimizing the number of memory accesses in low power applications. In VLSI Signal Processing 169-178.
• 144: Raul San Martin , John P. Knight, Optimizing Power in ASIC Behavioral Synthesis, IEEE Design & Test, v.13 n.2, p.58-70, June 1996 [doi>10.1109/54.500201]
• 145: Simon Segars , Keith Clarke , Liam Goudge, Embedded Control Problems, Thumb, and the ARM7TDMI, IEEE Micro, v.15 n.5, p.22-30, October 1995 [doi>10.1109/40.464580]
• 146: Youngsoo Shin , Kiyoung Choi, Power conscious fixed priority scheduling for hard real-time systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.134-139, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309901]
• 147: Wen-Tsong Shiue , Chaitali Chakrabarti, Memory exploration for low power, embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.140-145, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309902]
• 148: Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310090]
• 149: Tajana Simunic , Luca Benini , Giovanni De Micheli, Energy-efficient design of battery-powered embedded systems, Proceedings of the 1999 international symposium on Low power electronics and design, p.212-217, August 16-17, 1999, San Diego, California, United States [doi>10.1145/313817.313928]
• 150: SRATAKOS, A., SANDERS, S., AND BRODERSEN, R. 1994. A low-voltage CMOS DC-DC converter for a portable battery-operated system. In Proceedings of the IEEE Conference on Power Electronics Specialists, IEEE Computer Society Press, Los Alamitos, CA, 619-626.
• 151: Mani B. Srivastava , Anantha P. Chandrakasan , R. W. Brodersen, Predictive system shutdown and other architectural techniques for energy efficient programmable computation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.42-55, March 1996 [doi>10.1109/92.486080]
• 152: Mani Srivastava , Miodrag Potkonjak, Power optimization in programmable processors and ASIC implementations of linear systems: transformation-based approach, Proceedings of the 33rd annual conference on Design automation, p.343-348, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240583]
• 153: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 154: Mircea R. Stan , Wayne P. Burleson, Low-power encodings for global communication in CMOS VLSI, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.444-455, Dec. 1997 [doi>10.1109/92.645071]
• 155: STEMM, M. AND KATZ, R. 1997. Measuring and reducing energy consumption of network interfaces in hand-held devices. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. E80-B, 8 (Aug.), 1125-1131.
• 156: Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994 [doi>10.1109/54.329448]
• 157: Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224093]
• 158: SUZUKI ET AL., K. 1997. A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS. In Proceedings of the Conference on Custom Integrated Circuits (May), 112-118.
• 159: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 160: Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
• 161: Vivek Tiwari , Deo Singh , Suresh Rajgopal , Gaurav Mehta , Rakesh Patel , Franklin Baez, Reducing power in high-performance microprocessors, Proceedings of the 35th annual conference on Design automation, p.732-737, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277227]
• 162: H. Tomiyama , T. Ishihara , A. Inoue , H. Yasuura, Instruction scheduling for power reduction in processor-based system design, Proceedings of the conference on Design, automation and test in Europe, p.855-860, February 23-26, 1998, Le Palais des Congrés de Paris, France
• 163: USAMI, K. AND IGARASHI ET AL., M. 1998. Automated low-power technique exploiting multiple supply voltages applied to a media processor. IEEE J. Solid-State Circuits 33, 3 (Mar.), 463-472.
• 164: Kimiyoshi Usami , Mutsunori Igarashi , Takashi Ishikawa , Masahiro Kanazawa , Masafumi Takahashi , Mototsugu Hamada , Hideho Arakida , Toshihiro Terazawa , Tadahiro Kuroda, Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques, Proceedings of the 35th annual conference on Design automation, p.483-488, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277178]
• 165: Ingrid Verbauwhede , Mihran Touriguian, A Low Power DSP Engine for Wireless Communications, Journal of VLSI Signal Processing Systems, v.18 n.2, p.177-186, Feb. 1998 [doi>10.1023/A:1008087930280]
• 166: VITTOZ, E. 1994. Low power microelectronics: Ways to approach the limits. In Proceedings of the International Conference on Solid-State Circuits (Jan.), 14-18.
• 167: WAN, M., ICHIKAWA, Y., LIDSKY, D., AND RABAEY, J. 1998. An energy conscious methodology for aarly design exploration of heterogeneous DSPs. In Proceedings of the Conference on Custom Integrated Circuits (May), 111-117.
• 168: G. Wei , M. Horowitz, A low power switching power supply for self-clocked systems, Proceedings of the 1996 international symposium on Low power electronics and design, p.313-317, August 12-14, 1996, Monterey, California, United States
• 169: WEISER, M., WELCH, B., DEMERS, A., AND SHENKER, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the First USENIX Symposium on Operating Systems Design and Implementation (Monterey, CA, May), USENIX Assoc., Berkeley, CA, 13-23.
• 170: WINZKER, M. 1998. Low-power arithmetic for the processing of video signals. IEEE Trans. Very Large Scale Integr. Syst. 6, 3 (Sept.).
• 171: WOLF, W. 1994. Hardware-software co-design of embedded systems. Proc. IEEE 82, 7 (July 1994), 967-989.
• 172: WOLFE, A. 1996. Issues for low-power CAD tools: A system-level design study. J. Des. Autom. Embedded Syst. 1, 4, 315-332.
• 173: WUYTACK, S., CATTHOOR, F., AND DE MAN, H. 1997. Transforming set data types to power optimal data structures. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 15, 6 (June), 619-629.
• 174: Sven Wuytack , Jean-Philippe Diguet , Francky V. M. Catthoor , Hugo J. De Man, Formalized methodology for data reuse exploration for low-power hierarchical memory mappings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.529-537, Dec. 1998 [doi>10.1109/92.736124]
• 175: Yukihiro Yoshida , Bao-Yu Song , Hiroyuki Okuhata , Takao Onoye , Isao Shirakawa, An object code compression approach to embedded processors, Proceedings of the 1997 international symposium on Low power electronics and design, p.265-268, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263349]
• 176: Hui Zhang , Jan Rabaey, Low-swing interconnect interface circuits, Proceedings of the 1998 international symposium on Low power electronics and design, p.161-166, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280876]
• 177: ZHANG, Y., HU, X., AND CHEN, D. 1999. Low energy register allocation beyond basic blocks. In Proceedings of the International Symposium on Circuits and Systems (June), 290-293.
• 178: V. Zyuban , P. Kogge, The energy complexity of register files, Proceedings of the 1998 international symposium on Low power electronics and design, p.305-310, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280943]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability

  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

  D. Software
  D.2 SOFTWARE ENGINEERING

General Terms:
Design