Heterogeneous modeling and simulation of embedded systems in El Greco

ABSTRACT

This paper describes the functional specification and verification portions of El Greco, a system for high-level, heterogeneous functional specification, efficient compiled simulation, and software and hardware implementation. Specifications in the form of dataflow graphs, hierarchical finite state machines, or a mixture, are supported. These specifications can be arbitrarily nested, as in Ptolemy [1]. When dataflow graphs are placed in a control context, the graph execution is fully controllable; its execution can be restarted or suspended and parameters can be changed. We describe system modeling and simulation generation in El Greco and compare to other approaches.

REFERENCES

• 1: J.T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, "Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems," Int. Journal of Computer Simulation, vol. 4, pp. 155-182, April 1994.
• 2: Gérard Berry , Georges Gonthier, The ESTEREL synchronous programming language: design, semantics, implementation, Science of Computer Programming, v.19 n.2, p.87-152, Nov. 1992 [doi>10.1016/0167-6423(92)90005-V]
• 3: B. Lee and E. A. Lee, "Interaction of Finite State Machines with Concurrency Models," in Proc. of 32nd Asilomar Conference on Signals, Systems, and Computers, November 1998.
• 4: C. Andre, "Representation and Analysis of Reactive Behaviors: A Synchronous Approach," Proc. CESA '96, IEEE-SMC, Lille, France, July 9-12, 1996.
• 5: David Harel, Statecharts: A visual formalism for complex systems, Science of Computer Programming, v.8 n.3, p.231-274, June 1, 1987 [doi>10.1016/0167-6423(87)90035-9]
• 6: Ferenc Belina , Dieter Hogrefe , Amardeo Sarma, SDL with applications from protocol specification, Prentice-Hall, Inc., Upper Saddle River, NJ, 1991
• 7: Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
• 8: Pai Chou , Gaetano Borriello, Modal processes: towards enhanced retargetability through control composition of distributed embedded systems, Proceedings of the 35th annual conference on Design automation, p.88-93, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277061]
• 9: T. Grotker , R. Schoenen , H. Meyr, PCC: a modeling technique for mixed control/data flow systems, Proceedings of the 1997 European conference on Design and Test, p.482, March 17-20, 1997
• 10: A. Seawright , J. Buck , U. Holtmann , W. Meyer , B. Pangrle , R. Verbrugghe, A system for compiling and debugging structured data processing controllers, Proceedings of the conference on European design automation, p.86-91, September 1996, Geneva, Switzerland
• 11: Luciano Lavagno , Ellen Sentovich, ECL: a specification environment for system-level design, Proceedings of the 36th ACM/IEEE conference on Design automation, p.511-516, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309989]
• 12: Stan Liao , Steve Tjiang , Rajesh Gupta, An efficient implementation of reactivity for modeling hardware in the scenic design environment, Proceedings of the 34th annual conference on Design automation, p.70-75, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266037]
• 13: Michael von der Beeck, A Comparison of Statecharts Variants, Proceedings of the Third International Symposium Organized Jointly with the Working Group Provably Correct Systems on Formal Techniques in Real-Time and Fault-Tolerant Systems, p.128-148, September 19-23, 1994
• 14: G. Bilsen, M. Engels, R. Lauwereins, J.A. Peperstraete, "Cyclo- Static Dataflow," IEEE Trans. on Signal Processing, Feb. 1996.
• 15: J. Buck and E.A. Lee, Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model," Proc. oflEEE Int. Conf. on Acoustics, Speech, and Signal Processing, April 1993.
• 16: G. Berry, "The Constructive Semantics of Pure Esterel", draft paper (http://www-s~p'inria'fr/meije/esterel/esterel-eng'html)' Jul. 1999.
• 17: Stephen A. Edwards, Compiling Esterel into sequential code, Proceedings of the seventh international workshop on Hardware/software codesign, p.147-151, March 1999, Rome, Italy [doi>10.1145/301177.301514]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES

Additional Classification:
  D. Software
  D.2 SOFTWARE ENGINEERING

General Terms:
Design, Management