A generic tool set for application specific processor architectures

ABSTRACT

Retargetability allows an easy adoption of a simulator on different processor architectures without a time consuming redesign of all tools. This is evident for an efficient HW/SW codesign.In this paper we describe a tool set for fast and easy simulation of processor architectures based on a retargetable simulator core. This approach helps to reduce the development time for designing and validating System-on-a-chip (SoC) applications based on a processor core. The use of ANSIC avoids an expensive development of a modeling language.Our main focus in this paper is on conceptual decisions we made and on the structure of the tool set.

REFERENCES

• 1: S. Bashford, U. Bieker, B. Harking, R. Leupers, P. Marwedela, A. Neumann, and D. Voggenauer. The MIMOLA Language Version 4.1. Technical report, University of Dortmund, 1994.
• 2: M. Benz. The Protocol Engine Project. In Workshop on System Design Automation (SDA), 13.-14. Mar. 2000.
• 3: Cadence Research Center of Computer Science at the Indian Institute of Technology. Hompage. http://www/~.iitk.~.i~/vr~j~h/~im~ml.
• 4: G. Fettweis, DSP Cores for Mobile Communications: Where Are We Going?, Proceedings of the 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP '97) -Volume 1, p.279, April 21-24, 1997
• 5: G. P. Fettweis, M. Weiss, W. Drescher, U. Walther, F. Engel, and S. Kobayashi. Breaking New Grounds Over 3000 MOPS: A Broadband Mobile Multimedia Modem DSP. In International Conference on Signal Processing, Applications ~ Technology (ICSPAT), pages 1547-1551, 1998.
• 6: Kayhan Küçükçakar, An ASIP design methodology for embedded systems, Proceedings of the seventh international workshop on Hardware/software codesign, p.17-21, March 1999, Rome, Italy [doi>10.1145/301177.301190]
• 7: R. Leupers, J. Elste, and B. Landwehr. Generation of Interpretive and Compiled Instructions Set Simulators. In Asia and South Pacific Design Automation Conference (ASP-DAC), 1999.
• 8: Stefan Pees , Andreas Hoffmann , Vojin Zivojnovic , Heinrich Meyr, LISA—machine description language for cycle-accurate models of programmable DSP architectures, Proceedings of the 36th ACM/IEEE conference on Design automation, p.933-938, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310101]
• 9: S. Pees, V. Zivojnovic, A. Ropers, and H. Meyr. Fast Simulation of the TI TMS320C20X DSP. In International Conference on Signal Processing, Applications ~ Technology (ICSPAT), 1997.
• 10: V. Rajesh. A Generic Aproach to Performance Modeling and Its Application to Simulator Generator. Master's thesis, Indian Institute of Technologies, 1998.
• 11: Target Compiler Technologies. The Chess/Checker Retargetable DSP Environment. Hompage. http://www/ret arget, com.
• 12: M. Weifi, F. Engel, and G. P. Fettweis. A New Scalable DSP Architecture for System on Chip (soc) Domains. In IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), 1999.
• 13: A. Zeller and D. Liitkehaus. DDD-A Free Graphical Front-End for UNIX Debuggers. Technical report, Braunschweig University of Technology, 1995. Informatik-Bericht No. 95-07.
• 14: V. Zivojnovic. DSP Processor/Compiler Co-Design: A Quantitative Approach. PhD thesis, Aachen University of Technology, 1998.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES

General Terms:
Design, Theory