Parameterized system design

ABSTRACT

Continued growth in chip capacity has led to new methodologies stressing reuse, not only of pre-designed processing components, but even of entire pre-designed architectures. To be used across a variety of applications, such architectures must be heavily parameterized, so they can adapt to those applications' differing constraints by trading off power, performance and size. We describe several parameterized system design issues, and provide results showing how a single architecture with easily configurable parameters can support a wide range of tradeoffs.

REFERENCES

• 1: William Fornaciari , Donatella Sciuto , Christina Silvano, Power estimation for architectural exploration of HW/SW communication on system-level buses, Proceedings of the seventh international workshop on Hardware/software codesign, p.152-156, March 1999, Rome, Italy [doi>10.1145/301177.301516]
• 2: Tony D. Givargis , Jörg Henkel , Frank Vahid, Interface and cache power exploration for core-based embedded system design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.270-273, November 07-11, 1999, San Jose, California, United States
• 3: Tony Givargis , Frank Vahid , Jörg Henkel, A hybrid approach for core-based system-level power modeling, Proceedings of the 2000 conference on Asia South Pacific design automation, p.141-146, January 2000, Yokohama, Japan [doi>10.1145/368434.368593]
• 4: Rajesh K. Gupta , Yervant Zorian, Introducing Core-Based System Design, IEEE Design & Test, v.14 n.4, p.15-25, October 1997 [doi>10.1109/54.632877]
• 5: K. Kiefendorff. Transistor Budgets Go Ballistic. Microprocessor Report, Volume 12, Number 10, August 3, 1998, 14-18.
• 6: Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
• 7: Semiconductor Industry Association Roadmap 1997, http://notes.sematech.org/ntrs/PublNTRS.nsf.
• 8: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 9: M. R. Stan , W. P. Burleson, Coding a terminated bus for low power, Proceedings of the Fifth Great Lakes Symposium on VLSI (GLSVLSI'95), p.70, March 16-18, 1995
• 10: B. Payne. Rapid Silicon Prototyping: Paradigm for Custom Systemon-a-Chip Design. http://www.vlsi.com/velocity, 1998.
• 11: Frank Vahid , Tony Givargis, The case for a configure-and-execute paradigm, Proceedings of the seventh international workshop on Hardware/software codesign, p.59-63, March 1999, Rome, Italy [doi>10.1145/301177.301211]
• 12: Frank Vahid , Tony Givargis, Incorporating cores into system-level specification, Proceedings of the 11th international symposium on System synthesis, p.43-48, December 02-04, 1998, Hsinchu, Taiwan, China
• 13: Alexander V. Veidenbaum , Weiyu Tang , Rajesh Gupta , Alexandru Nicolau , Xiaomei Ji, Adapting cache line size to application behavior, Proceedings of the 13th international conference on Supercomputing, p.145-154, June 20-25, 1999, Rhodes, Greece [doi>10.1145/305138.305188]
• 14: Pieter van der Wolf , Paul Lieverse , Mudit Goel , David La Hei , Kees Vissers, An MPEG-2 decoder case study as a driver for a system level design methodology, Proceedings of the seventh international workshop on Hardware/software codesign, p.33-37, March 1999, Rome, Italy [doi>10.1145/301177.301196]
• 15: J. Van Meerbergen, A. Timmer, J. Leijten, F. Harmsze, M. Strik. Experiences with System Level Design for Consumer ICs, VLSI'98, pp 17-22.
• 16: Velocity product information, VLSI Technology Inc. http://www.vlsi.com/velocity.
• 17: Virtual Socket Interface Association, Architecture Document. http://www.vsi.org, 1997.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN

General Terms:
Design, Performance, Theory

Keywords:
cache, estimation, intellectual property, low power, on-chip bus, system parameters, system-on-a-chip