Instruction-level power estimation for embedded VLIW cores

ABSTRACT

In this paper, a power estimation methodology operating at the instruction-level is proposed. The methodology is tightly related to the characteristics of the system architecture, mainly in terms of one or more target processors, the memory sub-system, the system-level buses and the coprocessors. In this system-level framework, our main goal is to define a power model for CPU cores at the instruction-level. First, the proposed power model deals with a general five-stage pipeline processor architecture, then, the model is extended to VLIW processors. The derivation of a VLIW instruction-level power model results to be intractable from the point of view of spatial complexity (which grows exponentially w.r.t. the number of possible operations in the ISA). In order to tackle this complexity, a new kind of simplification, based on the original concept of separability of processor functional units, is introduced. The proposed system-level methodology is the first step toward a more general framework to support the design of power-oriented applications through hardware/software co-design.1

REFERENCES

• 1: A. Chandrakasan and R. Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Prec. of IEEE, 83(4), pp. 498-523, 1995.
• 2: Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994 [doi>10.1109/92.335012]
• 3: Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997 [doi>10.1109/92.555992]
• 4: Davide Sarta , Dario Trifone , Giuseppe Ascia, A Data Dependent Approach to Instruction Level Power Estimation, Proceedings of the IEEE Alessandro Volta Memorial Workshop on Low-Power Design, p.182, March 04-05, 1999
• 5: J. T. Russel and M. F. Jacome, "Software Power Estimation for High Performance 32-bit Embedded Processors," Prec. of ICCD '98.
• 6: John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
• 7: C. Chakrabarti and D. Gaitonde, "Instruction Level Power Model of Microcontrollers," Prec. of ISCAS '99.
• 8: B. Klass, D. E. Thomas, H. Schmit and D. F. Nagle "Modeling Inter-Instruction Energy Effects in a Digital Signal Processor," Prec. of ISCAS '98.
• 9: Trimaran Home Page, http://www.trimaran.org
• 10: Henk Corporaal, Microprocessor Architectures: From VLIW to Tta, John Wiley & Sons, Inc., New York, NY, 1997

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES
  D.4 OPERATING SYSTEMS

General Terms:
Design, Management, Theory