Classical floorplanning harmful?

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Classical floorplanning harmful?

Full text

Pdf (29 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 2000 international symposium on Physical design table of contents

San Diego, California, United States

Pages: 207 - 213

Year of Publication: 2000

ISBN:1-58113-191-7

Author

Andrew B. Kahng

UCLA Computer Science Department, 3713 Boelter Hall, Los Angeles, CA

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 12, Downloads (12 Months): 47, Citation Count: 30

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/332357.332401 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	R.K. Ahuja, T. L. Magnanti and J.B. Orlin, Network Flows, Prentice Hall, Englewood Cliffs, New Jersey, 1993.
	2	Helmut Alt , Bernd Behrends , Johannes Blömer, Approximate matching of polygonal shapes (extended abstract), Proceedings of the seventh annual symposium on Computational geometry, p.186-193, June 10-12, 1991, North Conway, New Hampshire, United States [doi>10.1145/109648.109669]
	3	Helmut Alt , Michael Godau, Measuring the resemblance of polygonal curves, Proceedings of the eighth annual symposium on Computational geometry, p.102-109, June 10-12, 1992, Berlin, Germany [doi>10.1145/142675.142699]
	4	Esther M. Arkin , L. Paul Chew , Daniel P. Huttenlocher , Klara Kedem , Joseph S. B. Mitchell, An Efficiently Computable Metric for Comparing Polygonal Shapes, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.13 n.3, p.209-216, March 1991 [doi>10.1109/34.75509]
	5	K. Bazargan , S. Kim , M. Sarrafzadeh, Nostradamus: a floorplanner of uncertain design, Proceedings of the 1998 international symposium on Physical design, p.18-23, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274538]
	6	M. Boddy and T. Dean, "Solving Time-Dependent Planning Problems", in Proc. IJCAI, 1989, pp. 979-984.
	7	H. Botatia, "A Projective Invariant Metric for Measurement of Similarity Between Two Polygons". Proceedings of Europe - China Workshop on Geometrical Modeling and Invariants for Computer Vision, 1995, pp. 307-314.
	8	Yavuz A. Bozer , Russell D. Meller , Steven J. Erlebacher, An improvement-type layout algorithm for single and multiple-floor facilities, Management Science, v.40 n.7, p.918-932, July 1994 [doi>10.1287/mnsc.40.7.918]
	9	A. E. Caldwell, F. Dragan and A. B. Kahng, manuscript, December 1999.
	10	Bernard Chazelle, Triangulating a simple polygon in linear time, Discrete & Computational Geometry, v.6 n.5, p.485-524, 1991 [doi>10.1007/BF02574703]
	11	Dmitry Chetverikov , Attila Lerch, A multiresolution algorithm for rotation-invariant matching of planar shapes, Pattern Recognition Letters, v.13 n.9, p.669-676, Sept. 1992 [doi>10.1016/0167-8655(92)90123-H]
	12	K. Chong and S. Sahni, "Optimal Realizations of Floorplans", IEEE Trans. CAD 12(6) (1993), pp. 793-801.
	13	W. Dai and E. S. Kuh, "Simultaneous Floor Planning and Global Routing for Hierarchical Building Block Layout", IEEE Trans. CAD 6(5) (1987), pp. 828-837.
	14	H. Esbensen and E. S. Kuh, "Design Space Exploration Using the Genetic Algorithm", Proc. ISCAS, 1996, vol. 4, pp. 500-503.
	15	T. Gonzalez and M. Razzazi, "On the Generalized Channel Definition Problem", Proc. Great Lakes Symp. on VLSI, 1991, pp.88-91.
	16	T. Gonzalez and S. Zheng, "Approximation Algorithms for Partitioning a Rectangle with Interior Points", Algorithmica 5 (1990), pp. 11-42.
	17	John Grason, Methods for the computer-implemented solution of a class of 'floor plan' design problems, 1970
	18	Pei-Ning Guo , Chung-Kuan Cheng , Takeshi Yoshimura, An O-tree representation of non-slicing floorplan and its applications, Proceedings of the 36th ACM/IEEE conference on Design automation, p.268-273, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309928]
	19	Kunihiko Hayashi , Michiko Inoue , Toshimitsu Masuzawa , Hideo Fujiwara, A Layout Adjustment Problem for Disjoint Rectangles Preserving Orthogonal Order, Proceedings of the 6th International Symposium on Graph Drawing, p.183-197, August 01, 1998
	20	Henk J.A.M. Heijmans , Alexander V. Tuzikov, Similarity and Symmetry Measures for Convex Shapes Using Minkowski Addition, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.20 n.9, p.980-993, September 1998 [doi>10.1109/34.713363]
	21	T. C. Hu, Physical design: mathematical models and methods, Proceedings of the 1997 international symposium on Physical design, p.207-210, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267715]
	22	D. P. Huttenlocher , G. A. Klanderman , W. A. Rucklidge, Comparing Images Using the Hausdorff Distance, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.15 n.9, p.850-863, September 1993 [doi>10.1109/34.232073]
	23	T. Kong and X.L. Hong, "Timing-Driven Floorplanning Algorithm for Building Block Layout", (Fourth Intl. Conference on Computer-Aided Design and Computer Graphics, 1995) Proc. SPIE vol. 2644, 1996, pp. 477-482.
	24	E. Koutsoupias, C. H. Papadimitriou and M. Sideri, "On the Optimal Bisection of a Polygon", ORSA J. Computing 4(4) (1992), pp. 435-438.
	25	Helena Krupnova , Ali Abbara , Gabrièle Saucier, A hierarchy-driven FPGA partitioning method, Proceedings of the 34th annual conference on Design automation, p.522-525, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266271]
	26	F.P. Kuhl and C.P. Giardina, "Elliptic Fourier Features of a Closed Contour", Computer Graphics and Image Processing 18 (1982), pp. 236-258.
	27	Ming-er Kuo , Chung-Kuan Cheng, A network flow approach for hierarchical tree partitioning, Proceedings of the 34th annual conference on Design automation, p.512-517, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266269]
	28	Tsu-chang Lee, A bounded 2D contour searching algorithm for floorplan design with arbitrarily shaped rectilinear and soft modules, Proceedings of the 30th international conference on Design automation, p.525-530, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165014]
	29	Thomas Lengauer, Combinatorial algorithms for integrated circuit layout, John Wiley & Sons, Inc., New York, NY, 1990
	30	T. Lengauer and R. Muller, "Robust and Accurate Hierarchical Floorplanning with Integrated Global Wiring", IEEE Trans. on CAD 12(6) (1993), pp. 802-809.
	31	C Levcopoulos, Fast heuristics for minimum length rectangular partitions of polygons, Proceedings of the second annual symposium on Computational geometry, p.100-108, June 02-04, 1986, Yorktown Heights, New York, United States [doi>10.1145/10515.10526]
	32	Christos Levcopoulos , Anna Östlin, Linear-Time Heuristics for Minimum Weight Rectangulation (Extended Abstract), Proceedings of the 5th Scandinavian Workshop on Algorithm Theory, p.271-283, July 03-05, 1996
	33	C. C. Lin , R. Chellappa, Classification of partial 2-D shapes using Fourier descriptors, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.9 n.5, p.686-690, Sept. 1987 [doi>10.1109/TPAMI.1987.4767963]
	34	W. T. Liou, J. J. Tan and R. C. T. Lee, "Minimum Rectangular Partition Problem for Simple Rectilinear Polygons", IEEE Trans. on CAD 9(7) (1990), pp. 720-733.
	35	T.-L. Liu and D. Geiger, "Approximate Tree Matching and Shape Similarity", Proc. IEEE Intl. Conference on Computer Vision, 1999, vol. 1, pp. 456-462.
	36	F Mokhtarian , A Mackworth, Scale-based description and recognition of planar curves and two-dimensional objects, IEEE Transactions on Pattern Analysis and Machine Intelligence, v.8 n.1, p.34-43, Jan. 1986 [doi>10.1109/TPAMI.1986.4767750]
	37	Hiroshi Murata , Kunihiro Fujiyoshi , Shigetoshi Nakatake , Yoji Kajitani, Rectangle-packing-based module placement, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.472-479, November 05-09, 1995, San Jose, California, United States
	38	Shigetoshi Nakatake , Kunihiro Fujiyoshi , Hiroshi Murata , Yoji Kajitani, Module placement on BSG-structure and IC layout applications, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.484-491, November 10-14, 1996, San Jose, California, United States
	39	M. Ohmura, S. Wakabayashi, Y. Toyohara, J. Miyao and N. Yoshida, "Hierarchical Floorplanning and Detailed Global Routing with Routing-Based Partitioning", Proc. ISCAS, 1990, pp. 1640-1643.
	40	K. Okada, T. Yamanouchi and T. Kambe, "Rectilinear Shape Formation Method on Block Placement", IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences E81-A(3) (1998), pp. 446-454.
	41	Hidetoshi Onodera , Yo Taniguchi , Keikichi Tamaru, Branch-and-bound placement for building block layout, Proceedings of the 28th conference on ACM/IEEE design automation, p.433-439, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127708]
	42	Ralph H.J.M. Otten, Automatic floorplan design, Proceedings of the 19th conference on Design automation, p.261-267, January 1982
	43	R. H. J. M. Otten, "Graphs in Floorplan Design", Int. J. Circuit Theory Applic. 16 (1988), pp. 391-410.
	44	Franco P. Preparata , Michael I. Shamos, Computational geometry: an introduction, Springer-Verlag New York, Inc., New York, NY, 1985
	45	A. Ranjan, K. Bazargan and M. Sarrafzadeh, "Floorplanner 1000 Times Faster: A Good Predictor and Constructor", Proc. Intl. Workshop on System-Level Interconnection Prediction (SLIP), 1999, pp. 115-120.
	46	Lu Sha , Robert W. Dutton, An analytical algorithm for placement of arbitrarily sized rectangular blocks, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.602-608, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317952]
	47	S. J. Souri and K. C. Saraswat, "Interconnect Performance Modeling For 3D Integrated Circuits with Multiple Si Layers", Proc. Intl. Interconnect Technology Conference, 1999, pp. 24-26.
	48	Larry Stockmeyer, Optimal orientations of cells in slicing floorplan designs, Information and Control, v.57 n.2-3, p.91-101, May/June 1983 [doi>10.1016/S0019-9958(83)80038-2]
	49	Hsiao-Pin Su , Allen C.-H. Wu , Youn-Long Lin, Performance-driven soft-macro clustering and placement by preserving HDL design hierarchy, Proceedings of the 1998 international symposium on Physical design, p.12-17, April 06-08, 1998, Monterey, California, United States [doi>10.1145/274535.274537]
	50	Hsiao-Pin Su , Allen C.-H. Wu , Youn-Long Lin, A timing-driven soft-macro resynthesis method in interaction with chip floorplanning, Proceedings of the 36th ACM/IEEE conference on Design automation, p.262-267, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309926]
	51	Yu-Wen Tsay , Wen-Jong Fang , Allen C.-H. Wu , Youn-Long Lin, Preserving HDL synthesis hierarchy for cell placement, Proceedings of the 1997 international symposium on Physical design, p.169-174, April 14-16, 1997, Napa Valley, California, United States [doi>10.1145/267665.267709]
	52	T. C. Wang and D. F. Wong, "Optimal Floorplan Area Optimization", IEEE Trans. on CAD 11(8) (1992), pp. 992-1002.
	53	S. Wimer, I. Koren and I. Cederbaum, "Optimal Aspect Ratios of Building Blocks in VLSI", IEEE Trans. on CAD 8(2) (1989), pp. 139-145.
	54	Takayuki Yamanouchi , Kazuo Tamakashi , Takashi Kambe, Hybrid floorplanning based on partial clustering and module restructuring, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.478-483, November 10-14, 1996, San Jose, California, United States
	55	H.H. Yang and D.F. Wong, "Efficient Network Flow Based Min-Cut Balanced Partitioning", IEEE Trans. on CAD 15 (1996), pp. 1533-1540.
	56	F. Y. Young , D. F. Wong, How good are slicing floorplans?, Integration, the VLSI Journal, v.23 n.1, p.61-73, Oct. 1997 [doi>10.1016/S0167-9260(97)00014-X]
	57	K. H. Yeap and M. Sarrafzadeh, "An Integrated Algorithm for Optimal Floorplan Sizing and Enumeration", Proc. European Design Automation Conf., 1993, pp. 29-33.

CITED BY 30

	Xiaoping Tang , D. F. Wong, Floorplanning with alignment and performance constraints, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Andrew B. Kahng, Design technology productivity in the DSM era (invited talk), Proceedings of the 2001 conference on Asia South Pacific design automation, p.443-448, January 2001, Yokohama, Japan
	Andrew B. Kahng, A roadmap and vision for physical design, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Saurabh N. Adya , Igor L. Markov, Consistent placement of macro-blocks using floorplanning and standard-cell placement, Proceedings of the 2002 international symposium on Physical design, April 07-10, 2002, San Diego, CA, USA
	Jingcao Hu , Youngsoo Shin , Nagu Dhanwada , Radu Marculescu, Architecting voltage islands in core-based system-on-a-chip designs, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Yan Feng , Dinesh P. Mehta , Hannah Yang, Constrained "Modern" Floorplanning, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
	Chang-Tzu Lin , De-Sheng Chen , Yi-Wen Wang, Robust fixed-outline floorplanning through evolutionary search, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.42-44, January 27-30, 2004, Yokohama, Japan
	S. N. Adya , I. L. Markov, Combinatorial techniques for mixed-size placement, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.1, p.58-90, January 2005
	Tung-Chieh Chen , Yao-Wen Chang, Modern floorplanning based on fast simulated annealing, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Yong Zhan , Yan Feng , Sachin S. Sapatnekar, A fixed-die floorplanning algorithm using an analytical approach, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Rong Liu , Sheqin Dong , Xianlong Hong, Fixed-outline floorplanning based on common subsequence, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Hayward H. Chan , Saurabh N. Adya , Igor L. Markov, Are floorplan representations important in digital design?, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
	Aaron N. Ng , Igor L. Markov , Rajat Aggarwal , Venky Ramachandran, Solving hard instances of floorplacement, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA
	Song Chen , Takeshi Yoshimura, A stable fixed-outline floorplanning method, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA
	Tan Yan , Hiroshi Murata, Fast wire length estimation by net bundling for block placement, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Wan-Ping Lee , Hung-Yi Liu , Yao-Wen Chang, Voltage island aware floorplanning for power and timing optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	De-Sheng Chen , Chang-Tzu Lin , Yi-Wen Wang , Ching-Hwa Cheng, Fixed-outline floorplanning using robust evolutionary search, Engineering Applications of Artificial Intelligence, v.20 n.6, p.821-830, September, 2007
	Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the T-tree formulation, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.300-305, November 07-11, 2004
	S. N. Adya , S. Chaturvedi , J. A. Roy , D. A. Papa , I. L. Markov, Unification of partitioning, placement and floorplanning, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.550-557, November 07-11, 2004
	Tung-Chieh Chen , Yao-Wen Chang , Shyh-Chang Lin, IMF: interconnect-driven multilevel floorplanning for large-scale building-module designs, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.159-164, November 06-10, 2005, San Jose, CA
	Florin Balasa, Device-level placement for analog layout: an opportunity for non-slicing topological representations, Proceedings of the 2001 conference on Asia South Pacific design automation, p.281-286, January 2001, Yokohama, Japan
	Jia Wang , Hai Zhou , Ping-Chih Wu, Processing Rate Optimization by Sequential System Floorplanning, Proceedings of the 7th International Symposium on Quality Electronic Design, p.340-345, March 27-29, 2006
	Alan Crispin , Paul Clay , Gaynor Taylor , Tom Bayes , David Reedman, Genetic Algorithm Coding Methods for Leather Nesting, Applied Intelligence, v.23 n.1, p.9-20, July 2005
	Jackey Z. Yan , Chris Chu, DeFer: deferred decision making enabled fixed-outline floorplanner, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Ping-Hung Yuh , Chia-Lin Yang , Yao-Wen Chang, Temporal floorplanning using the three-dimensional transitive closure subGraph, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.37-es, September 2007
	Chaomin Luo , Miguel F. Anjos , Anthony Vannelli, Large-scale fixed-outline floorplanning design using convex optimization techniques, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
	Jia Wang , Hai Zhou, Exploring adjacency in floorplanning, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
	Jarrod A. Roy , Aaron N. Ng , Rajat Aggarwal , Venky Ramachandran , Igor L. Markov, Solving modern mixed-size placement instances, Integration, the VLSI Journal, v.42 n.2, p.262-275, February, 2009
	Yu-Chun Ma , Xian-Long Hong , She-Qin Dong , C. K. Cheng , Jun Gu, General floorplans with L/T-shaped blocks using corner block list, Journal of Computer Science and Technology, v.21 n.6, p.922-926, November 2006
	Ou He , Sheqin Dong , Jinian Bian , Satoshi Goto , Chung-Kuan Cheng, A novel fixed-outline floorplanner with zero deadspace for hierarchical design, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California