|
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
|
| |
2
|
J. Bhasker and S. Sahni ," A linear time algorithm to check for the existence of a rectangular dual of a planar triangulated graph , "Networks, 17, 307-317 (1987)
|
| |
3
|
|
| |
4
|
|
| |
5
|
J. Grason ," A dual Linear graph representation for space-filling location problems of the floor-planning type ," MIT Press, Camt)ivdge (Mass),, USA, 1970
|
| |
6
|
T. Giinther, " Die r/~umliche Anordnung von Einheiten mit Wechselbeziehungen ," Elekt~'on. Daten Ve~'aH). 6, 209-212 1969
|
| |
7
|
|
| |
8
|
W. Keller, F. Schreiner, B. Schurman, E. Siepmann and G. Zimnlerman " Hierarchisches top down chip planning , " Report University of Kaisevslatttevn West Germany, 1987
|
| |
9
|
K. Kozminsky and E. Kinnen ," Rectangular duals of planar graphs, Networks, lo, 145-157 (1985)
|
| |
10
|
|
| |
11
|
W.J. Mitchell, J.P. Steadman and R.S. Liggett , "Synthesis and optimization of small rectangular floor plans , "Environment and Planning B 3, 37-70 (1976)
|
| |
12
|
T. Ohtsuki, N. Sugiyama and H. Kawanishi ,"An optimization technique for integrated circuit layout design , "Proc. ICCST Kyoto, Japan, 1970, pp. 67-68
|
| |
13
|
|
| |
14
|
R.H.J.M. Otten and P.S. Wolfe , "Algorithm for wiring space assignment in slicing floorplans , "Technical Report Y0882-0682 Thomas J. Watson Research Center, Yorktown Heights (NY) USA, 1982, IBM Technical Disclosure
|
| |
15
|
R.H.J.M. Otten , "Efficient floorplan optimization "Proc. ICCD port Chester (NY) USA, 1983, pp. 499-502
|
| |
16
|
R.H.J.M. Otten, L.P.P.P. van Ginneken,, "Floorplan design using annealing , "Digest ICCAD, Santa Clara 1984
|
| |
17
|
R. Schmid ," Synthese von Floorplans auf der Basis von Dualgraphen mit rechtwinkliger Einbettung ," Ph.D. Thesis Universit~t Karlsruhe, West Germany, 1987
|
| |
18
|
|
 |
19
|
|
| |
20
|
S. Tsukiyama, K. Koike and I. Shirakawa ,"An algorithm to eliminate alle complex triangles in a maximal planar graph for use in vlsi floorplan , "Proc. ISCAS Philadelhia (Penn) USA, 1986, pp. 321-324
|
| |
21
|
K. Zibert adn R. Saal , "On computer aided hybrid circuit layout , "Proc ISCAS San Francisco, USA, 1974, pp. 314-318
|
CITED BY 8
|
|
Shuo Zhou , Sheqin Dong , Chung-Kuan Cheng , Jun Gu, ECBL: an extended corner block list with solution space including optimum placement, Proceedings of the 2001 international symposium on Physical design, p.150-155, April 01-04, 2001, Sonoma, California, United States
|
|
|
Sheqin Dong , Shuo Zhou , Xianlong Hong , Chungkuan Cheng , Jun Gu , Yici Cai, An optimum placement search algorithm based on extended corner block list, Journal of Computer Science and Technology, v.17 n.6, p.699-707, November 2002
|
|
|
|
|
|
Ateen Khatkhate , Chen Li , Ameya R. Agnihotri , Mehmet C. Yildiz , Satoshi Ono , Cheng-Kok Koh , Patrick H. Madden, Recursive bisection based mixed block placement, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
|
|
|
|
|
|
|
|
|
|
|
|
|
|