Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization

Full text

Pdf (204 KB)

Source

International Symposium on Physical Design archive
Proceedings of the 2000 international symposium on Physical design table of contents

San Diego, California, United States

Pages: 55 - 60

Year of Publication: 2000

ISBN:1-58113-191-7

Authors

Lei He	University of Wisconsin, 1415 Engineering Drive, Madison, WI
Kevin M. Lepak	University of Wisconsin, 1415 Engineering Drive, Madison, WI

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 11, Citation Count: 20

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/332357.332374 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Tong Gao , C. L. Liu, Minimum crosstalk channel routing, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.692-696, November 07-11, 1993, Santa Clara, California, United States
	2	Tong Gao , C. L. Liu, Minimum crosstalk switchbox routing, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.610-615, November 06-10, 1994, San Jose, California, United States
	3	T. Xue and E. S. Kuh, "Post global routing corsstalk synthesis", IEEE Trans. CAD-16, no.12, pp. 1418-1430, Dec. 1997
	4	Joon-Seo Yim , Chong-Min Kyung, Reducing cross-coupling among interconnect wires in deep-submicron datapath design, Proceedings of the 36th ACM/IEEE conference on Design automation, p.485-490, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309984]
	5	L. He and M. Xu, "Characteristics and Modeling for Onchip Inductive Coupling", U. of Wisconsin at Madison, Technical Report ECE-00-1.
	6	L. He, N. Chang, S. Lin, and O. S. Nakagawa, "An Efficient Inductance Modeling for On-Chip Interconnects", Proc. IEEE Custom Integrated Circuits Conference, pp. 457-460, May 1999.
	7	Michael R. Garey , David S. Johnson, Computers and Intractability; A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1990
	8	C. Sechen, "An improved simulated annealing algorithm for row-based placement", Proc. ICCAD, pp. 478-481, 1997.
	9	Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
	10	Olivier Coudert, Exact coloring of real-life graphs is easy, Proceedings of the 34th annual conference on Design automation, p.121-126, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266047]
	11	Darko Kirovski , Miodrag Potkonjak, Efficient coloring of a large spectrum of graphs, Proceedings of the 35th annual conference on Design automation, p.427-432, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277165]
	12	L. He and K. M. Lepak, "Simultaneous Shield Insertion and Net Ordering for Capacitive and Inductive Coupling Minimization", U. of Wisconsin at Madison, Technical Report ECE-00-2.

CITED BY 20

	James D. Z. Ma , Lei He, Simultaneous signal and power routing under K model, Proceedings of the 2001 international workshop on System-level interconnect prediction, p.175-182, March 31-April 01, 2001, Sonoma, California, United States
	Liang Yin , Lei He, An efficient analytical model of coupled on-chip RLC interconnects, Proceedings of the 2001 conference on Asia South Pacific design automation, p.385-390, January 2001, Yokohama, Japan
	Shang-Wei Tu , Wen-Zen Shen , Yao-Wen Chang , Tai-Chen Chen , Jing-Yang Jou, Inductance Modeling for On-Chip Interconnects, Analog Integrated Circuits and Signal Processing, v.35 n.1, p.65-78, April 2003
	James D. Z. Ma , Lei He, Towards global routing with RLC crosstalk constraints, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Kevin M. Lepak , Irwan Luwandi , Lei He, Simultaneous shield insertion and net ordering under explicit RLC noise constraint, Proceedings of the 38th conference on Design automation, p.199-202, June 2001, Las Vegas, Nevada, United States
	Kaushik Gala , David Blaauw , Junfeng Wang , Vladimir Zolotov , Min Zhao, Inductance 101: analysis and design issues, Proceedings of the 38th conference on Design automation, p.329-334, June 2001, Las Vegas, Nevada, United States
	Jun Chen , Lei He, Determination of worst-case crosstalk noise for non-switching victims in GHz+ buses, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA
	Guoan Zhong , Cheng Kok Koh , Kaushik Roy, A twisted-bundle layout structure for minimizing inductive coupling noise, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	James D. Z. Ma , Lei He, Formulae and applications of interconnect estimation considering shield insertion and net ordering, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Jinjun Xiong , Jun Chen , James Ma , Lei He, Post global routing RLC crosstalk budgeting, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.504-509, November 10-14, 2002, San Jose, California
	Atsushi Kurokawa , Nobuto Ono , Tetsuro Kage , Hiroo Masuda, DEPOGIT: dense power-ground interconnect architecture for physical design integrity, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.517-522, January 27-30, 2004, Yokohama, Japan
	Tong Jing , Ling Zhang , Jinghong Liang , Jingyu Xu , Xianlong Hong , Jinjun Xiong , Lei He, A Min-area Solution to Performance and RLC Crosstalk Driven Global Routing Problem, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Kevin M. Lepak , Min Xu , Jun Chen , Lei He, Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.3, p.290-309, July 2004
	Shang-Wei Tu , Jing-Yang Jou , Yao-Wen Chang, Layout techniques for on-chip interconnect inductance reduction, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.269-273, January 27-30, 2004, Yokohama, Japan
	Jingyu Xu , Xianlong Hong , Tong Jing , Ling Zhang , Jun Gu, A coupling and crosstalk considered timing-driven global routing algorithm for high performance circuit design, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.677-682, January 27-30, 2004, Yokohama, Japan
	Jun Chen , Lei He, Determination of worst-case crosstalk noise for non-switching victims in GHz+ interconnects, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan
	Yi-Ci Cai , Xin Zhao , Qiang Zhou , Xian-Long Hong, Shielding area optimization under the solution of interconnect crosstalk, Journal of Computer Science and Technology, v.20 n.6, p.901-906, November 2005
	Jingyu Xu , Xianlong Hong , Tong Jing , Ling Zhang , Jun Gu, A coupling and crosstalk-considered timing-driven global routing algorithm for high-performance circuit design, Integration, the VLSI Journal, v.39 n.4, p.457-473, July 2006
	Yi-Yu Liu , Ting Ting Hwang, Crosstalk-aware domino logic synthesis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Jinjun Xiong , Lei He, Full-chip multilevel routing for power and signal integrity, Integration, the VLSI Journal, v.40 n.3, p.226-234, April, 2007

INDEX TERMS

Keywords:
VLSI design automation, net ordering, noise minimization, shielding

Collaborative Colleagues:

Lei He: colleagues

Kevin M. Lepak: colleagues

Adobe Acrobat

QuickTime

Windows Media Player

Real Player