Mapping irregular applications to DIVA, a PIM-based data-intensive architecture

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Mapping irregular applications to DIVA, a PIM-based data-intensive architecture

Full text

Pdf (111 KB)

Source

Conference on High Performance Networking and Computing archive
Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM) table of contents

Portland, Oregon, United States

Article No. 57

Year of Publication: 1999

ISBN:1-58113-091-0

Authors

Mary Hall	USC Information Sciences Institute, Marina del Rey, CA
Peter Kogge	University of Notre Dame, Notre Dame, IN
Jeff Koller	USC Information Sciences Institute, Marina del Rey, CA
Pedro Diniz	USC Information Sciences Institute, Marina del Rey, CA
Jacqueline Chame	USC Information Sciences Institute, Marina del Rey, CA
Jeff Draper	USC Information Sciences Institute, Marina del Rey, CA
Jeff LaCoss	USC Information Sciences Institute, Marina del Rey, CA
John Granacki	USC Information Sciences Institute, Marina del Rey, CA
Jay Brockman	University of Notre Dame, Notre Dame, IN
Apoorv Srivastava	USC Information Sciences Institute, Marina del Rey, CA
William Athas	USC Information Sciences Institute, Marina del Rey, CA
Vincent Freeh	University of Notre Dame, Notre Dame, IN
Jaewook Shin	USC Information Sciences Institute, Marina del Rey, CA
Joonseok Park	USC Information Sciences Institute, Marina del Rey, CA

Sponsors

IEEE-CS\TCCA : TC on Computer Arhitecture
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 25, Citation Count: 25

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/331532.331589 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Anderson93	Jennifer M. Anderson , Monica S. Lam, Global optimizations for parallelism and locality on scalable parallel machines, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.112-125, June 21-25, 1993, Albuquerque, New Mexico, United States
	Birnbaum99	Mark Birnbaum , Howard Sachs, How VSIA Answers the SOC Dilemma, Computer, v.32 n.6, p.42-50, June 1999 [doi>10.1109/2.769442]
	Brockman99	Jay B. Brockman , Peter M. Kogge , Thomas L. Sterling , Vincent W. Freeh , Shannon K. Kuntz, Microservers: a new memory semantics for massively parallel computing, Proceedings of the 13th international conference on Supercomputing, p.454-463, June 20-25, 1999, Rhodes, Greece [doi>10.1145/305138.305234]
	Bik97	Aart J. C. Bik , Harry A. G. Wijshoff, Simple Qualitative Experiments with a Sparse Compiler, Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, p.466-480, August 08-10, 1996
	Blume96	William Blume , Ramon Doallo , Rudolf Eigenmann , John Grout , Jay Hoeflinger , Thomas Lawrence , Jaejin Lee , David Padua , Yunheung Paek , Bill Pottenger , Lawrence Rauchwerger , Peng Tu, Parallel Programming with Polaris, Computer, v.29 n.12, p.78-82, December 1996 [doi>10.1109/2.546612]
	Burger96	Doug Burger , James R. Goodman , Alain Kägi, Memory bandwidth limitations of future microprocessors, Proceedings of the 23rd annual international symposium on Computer architecture, p.78-89, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	Burger97	Doug Burger , Stefanos Kaxiras , James R. Goodman, DataScalar architectures, Proceedings of the 24th annual international symposium on Computer architecture, p.338-349, June 01-04, 1997, Denver, Colorado, United States
	Carslile95	M. Carlisle, A. Roges and L. Hendren, "Early Experiences with Olden", In Proc. of the ACM Conference on Principles and Practice of Parallel Processin
	Carter99	J. Carter , W. Hsieh , L. Stoller , M. Swanson , L. Zhang , E. Brunvand , A. Davis , C.-C. Kuo , R. Kuramkote , M. Parker , L. Schaelicke , T. Tateyama, Impulse: Building a Smarter Memory Controller, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.70, January 09-12, 1999
	Cmelik94	Bob Cmelik , David Keppel, Shade: a fast instruction-set simulator for execution profiling, Proceedings of the 1994 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.128-137, May 16-20, 1994, Nashville, Tennessee, United States
	Dally92	William J. Dally , J. A. Stuart Fiske , John S. Keen , Richard A. Lethin , Michael D. Noakes , Peter R. Nuth , Roy E. Davison , Gregory A. Fyler, The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms, IEEE Micro, v.12 n.2, p.23-39, March 1992 [doi>10.1109/40.127581]
	Draper96	J. Draper, "The Red Rover Algorithm for Deadlock-Free Routing on Bidirectional Rings", In Proc. of the International Conference on Parallel and Distributed Processing Techniques and Applications, August 1996, pp. 345-54.
	vonEicken92	Thorsten von Eicken , David E. Culler , Seth Copen Goldstein , Klaus Erik Schauser, Active messages: a mechanism for integrated communication and computation, Proceedings of the 19th annual international symposium on Computer architecture, p.256-266, May 19-21, 1992, Queensland, Australia
	Foster95	Ian Foster, Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
	Gokhale95	Maya Gokhale , Bill Holmes , Ken Iobst, Processing in Memory: The Terasys Massively Parallel PIM Array, Computer, v.28 n.4, p.23-31, April 1995 [doi>10.1109/2.375174]
	Hall96	Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996 [doi>10.1109/2.546613]
	Herlihy91	Maurice Herlihy, Wait-free synchronization, ACM Transactions on Programming Languages and Systems (TOPLAS), v.13 n.1, p.124-149, Jan. 1991 [doi>10.1145/114005.102808]
	IBMMot94	IBM Microelectronics and Motorola Inc., "The PowerPC Microprocessor Family: The Programming Environments," IBM Microelectronics Document MPRPPCFPE-01, Motorola Document MPCFPE/AD (9/94).
	Knowles91	S. Knowles, "Arithmetic Processor Design for the T9000 Transputer," Proc. SPIE, vol. 1566, 1991, pp 230- 243.
	Kogge94	P.M. Kogge. "The EXECUBE Approach to Massively Parallel Processing," 1994 Int. Conf. on Parallel Processing, Chicago, IL, August, 1994.
	Kogge96	P. M. Kogge , S. C. Bass , J. B. Brockman , D. Z. Chen , E. Sha, Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies, Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation, p.88, March 27-31, 1996
	Kogge98	P.Kogge, J.B. Brockman, V. Freeh, "Processing-In-Memory Based Systems: Performance Evaluation Considerations", Workshop on Performance Analysis and its Impact on Design, held in conjunction with ISCA '98, May 1998.
	Mowry92	Todd C. Mowry , Monica S. Lam , Anoop Gupta, Design and evaluation of a compiler algorithm for prefetching, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.62-73, October 12-15, 1992, Boston, Massachusetts, United States
	Oskin98	Mark Oskin , Frederic T. Chong , Timothy Sherwood, Active pages: a computation model for intelligent memory, Proceedings of the 25th annual international symposium on Computer architecture, p.192-203, June 27-July 02, 1998, Barcelona, Spain
	Palmer86	Palmer, J. F., "The nCube Family of Parallel Supercomputers," Proc. IEEE Int. Conf. on Computer Design, 1986, p. 107.
	Patterson97	David Patterson , Thomas Anderson , Neal Cardwell , Richard Fromm , Kimberly Keeton , Christoforos Kozyrakis , Randi Thomas , Katherine Yelick, A Case for Intelligent RAM, IEEE Micro, v.17 n.2, p.34-44, March 1997 [doi>10.1109/40.592312]
	Rinard97	Martin C. Rinard , Pedro C. Diniz, Commutativity analysis: a new analysis technique for parallelizing compilers, ACM Transactions on Programming Languages and Systems (TOPLAS), v.19 n.6, p.942-991, Nov. 1997 [doi>10.1145/267959.269969]
	Rixner98	Scott Rixner , William J. Dally , Ujval J. Kapasi , Brucek Khailany , Abelardo López-Lagunas , Peter R. Mattson , John D. Owens, A bandwidth-efficient architecture for media processing, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.3-13, November 1998, Dallas, Texas, United States
	Saulsbury95	A. Saulsbury , T. Wilkinson , J. Carter , A. Landin, An argument for simple COMA, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.276, January 22-25, 1995
	Saulsbury96	Ashley Saulsbury , Fong Pong , Andreas Nowatzyk, Missing the memory wall: the case for processor/memory integration, Proceedings of the 23rd annual international symposium on Computer architecture, p.90-101, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	Shimizu96	Shimizu et al., "A Multimedia 32b RISC Microprocessor with 16Mb DRAM," In International Solid State Circuit Conference, Feb. 1996, pp. 216-17.
	Steele97	C. S. Steele , J. Draper , J. Koller , C. LaCour, A bus-efficient low-latency network interface for the PDSS multicomputer, Proceedings of the 6th International Symposium on High Performance Distributed Computing (HPDC '97), p.213, August 05-08, 1997
	Sunaga96	T. Sunaga, P.M. Kogge, et al, "A Processor In Memory Chip for Massively Parallel Embedded Applicatiions," IEEE J. of Solid State Circuits, Oct. 1996, pp. 1556-1559.
	Wolfe89	M. Wolfe, More iteration space tiling, Proceedings of the 1989 ACM/IEEE conference on Supercomputing, p.655-664, November 12-17, 1989, Reno, Nevada, United States [doi>10.1145/76263.76337]

CITED BY 25

	George S. Almasi , Călin Caşcaval , José G. Castaños , Monty Denneau , Wilm Donath , Maria Eleftheriou , Mark Giampapa , Howard Ho , Derek Lieber , José E. Moreira , Dennis Newns , Marc Snir , Henry S. Warren, Jr., Demonstrating the Scalability of a Molecular Dynamics Application on a Petaflops Computer, International Journal of Parallel Programming, v.30 n.4, p.317-351, August 2002
	Thomas L. Sterling , Hans P. Zima, Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-23, November 16, 2002, Baltimore, Maryland
	Daehyun Kim , Mainak Chaudhuri , Mark Heinrich, Leveraging cache coherence in active memory systems, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
	George Almási , Cǎlin Caşcaval , José G. Castaños , Monty Denneau , Derek Lieber , José E. Moreira , Henry S. Warren, Jr., Dissecting Cyclops: a detailed analysis of a multithreaded architecture, ACM SIGARCH Computer Architecture News, v.31 n.1, March 2003
	Basilio B. Fraguela , Jose Renau , Paul Feautrier , David Padua , Josep Torrellas, Programming the FlexRAM parallel intelligent memory system, ACM SIGPLAN Notices, v.38 n.10, October 2003
	Slo-Li Chu , Tsung-Chuan Huang, SAGE: an automatic analyzing system for a new high-performance SoC architecture-processor-in-memory, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.1, p.1-15, January 2004
	Wessam Hassanein , José Fortes , Rudolf Eigenmann, Data forwarding through in-memory precomputation threads, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Arun Rodrigues , Richard Murphy , Peter Kogge , Keith Underwood, Characterizing a new class of threads in scientific applications for high end supercomputers, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Yan Solihin , Jaejin Lee , Josep Torrellas, Automatic Code Mapping on an Intelligent Memory Architecture, IEEE Transactions on Computers, v.50 n.11, p.1248-1266, November 2001
	Christopher J. Hughes , Sarita V. Adve, Memory-side prefetching for linked data structures for processor-in-memory systems, Journal of Parallel and Distributed Computing, v.65 n.4, p.448-463, April 2005
	Seung Woo Son , Guangyu Chen , Mahmut Kandemir , Fehui Li, Energy savings through embedded processing on disk system, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Thomas Sterling , Daniel S. Katz , Larry Bergman, High Performance Computing Systems for Autonomous Spaceborne Missions, International Journal of High Performance Computing Applications, v.15 n.3, p.282-296, August 2001
	Juan Rubio , Lizy Kurian John, Reducing Server Data Traffic Using a Hierarchical Computation Model, IEEE Transactions on Parallel and Distributed Systems, v.16 n.10, p.933-943, October 2005
	Justin Teller , Charles B. Silio, Jr. , Bruce Jacob, Performance characteristics of MAUI: an intelligent memory system architecture, Proceedings of the 2005 workshop on Memory system performance, June 12-12, 2005, Chicago, Illinois
	Jaffrey Draper , J. Tim Barrett , Jeff Sondeen , Sumit Mediratta , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System, Journal of VLSI Signal Processing Systems, v.40 n.1, p.73-84, May 2005
	Lixin Zhang , Mike Parker , John Carter, Efficient address remapping in distributed shared-memory systems, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.2, p.209-229, June 2006
	Jafar Adibi , Tim Barrett , Spundun Bhatt , Hans Chalupsky , Jacqueline Chame , Mary Hall, Processing-in-memory technology for knowledge discovery algorithms, Proceedings of the 2nd international workshop on Data management on new hardware, June 25-25, 2006, Chicago, Illinois
	Michael Penner , Viktor K. Prasanna, Cache-Friendly implementations of transitive closure, Journal of Experimental Algorithmics (JEA), 11, 2006
	Zhen Fang , Lixin Zhang , John B. Carter , Ali Ibrahim , Michael A. Parker, Active memory operations, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
	Chao Huang , S. Ravi , A. Raghunathan , N. K. Jha, High-level synthesis using computation-unit integrated memories, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.783-790, November 07-11, 2004
	Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
	Ed Upchurch , Thomas Sterling , Jay Brockman, Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.12, November 06-12, 2004
	Jaewook Shin , Mary Hall , Jacqueline Chame, Superword-Level Parallelism in the Presence of Control Flow, Proceedings of the international symposium on Code generation and optimization, p.165-175, March 20-23, 2005
	Zhen Fang , Lixin Zhang , John B. Carter , Mike Parker, Scalable barrier synchronisation for large-scale shared-memory multiprocessors, International Journal of High Performance Computing and Networking, v.1 n.1-3, p.33-42, August 2004
	Jaewook Shin , Mary W. Hall , Jacqueline Chame, Evaluating compiler technology for control-flow optimizations for multimedia extension architectures, Microprocessors & Microsystems, v.33 n.4, p.235-243, June, 2009