A new switch chip for IBM RS/6000 SP systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A new switch chip for IBM RS/6000 SP systems

Full text

Pdf (178 KB)

Source

Conference on High Performance Networking and Computing archive
Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM) table of contents

Portland, Oregon, United States

Article No. 16

Year of Publication: 1999

ISBN:1-58113-091-0

Authors

Craig B. Stunkel	IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY
Jay Herring	IBM Server Division, 522 South Road, Poughkeepsie, NY
Bulent Abali	IBM T.J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY
Rajeev Sivaram	IBM Server Division, 522 South Road, Poughkeepsie, NY

Sponsors

IEEE-CS\TCCA : TC on Computer Arhitecture
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 23, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/331532.331548 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Bülent Abali , Cevdet Aykanat, Routing Algorithms for IBM SP1, Proceedings of the First International Workshop on Parallel Computer Routing and Communication, p.161-175, May 16-18, 1994
	2	ATM Forum, ATM User-Network Interface Specification, Version 3.1, Sept. 1994.
	3	Yucel Aydogan , Craig B. Stunkel , Cevdet Aykanat , Bülent Abali, Adaptive Source Routing in Multistage Interconnection Networks, Proceedings of the 10th International Parallel Processing Symposium, p.258-267, April 15-19, 1996
	4	Jon Beecroft , Mark Homewood , Moray McLaren, Meiko CS-2 interconnect Elan-Elite design, Parallel Computing, v.20 n.10-11, p.1627-1638, Nov. 1994 [doi>10.1016/0167-8191(94)90061-2]
	5	C.M. Chiang and L.M. Ni, "Deadlock-Free Multi-Head Wormhole Routing," Proc. First High Performance Computing-Asia, 1995.
	6	Chi-Ming Chiang , Lionel M. Ni, Multi-address Encoding for Multicast, Proceedings of the First International Workshop on Parallel Computer Routing and Communication, p.146-160, May 16-18, 1994
	7	D. Dai and D. K. Panda, "Reducing Cache Invalidation Overheads in Wormhole DSMs Using Multidestination Message Passing," Proc. Int. Conf. on Parallel Processing, Aug. 1996, pp. I:138- 145.
	8	W. J. Dally , C. L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, IEEE Transactions on Computers, v.36 n.5, p.547-553, May 1987 [doi>10.1109/TC.1987.1676939]
	9	Jose Duato , Sudhakar Yalamanchili , Lionel Ni, Interconnection Networks: An Engineering Approach, IEEE Computer Society Press, Los Alamitos, CA, 1997
	10	Manolis Katevenis , Panagiota Vatsolaki , Aristides Efthymiou, Pipelined memory shared buffer for VLSI switches, Proceedings of the conference on Applications, technologies, architectures, and protocols for computer communication, p.39-48, August 28-September 01, 1995, Cambridge, Massachusetts, United States
	11	Nobuhiko Koike, NEC Corporation: NEC Cenju-3: A Microprocessor-Based Parallel Computer, Proceedings of the 8th International Symposium on Parallel Processing, p.396-401, April 01, 1994
	12	Charles E. Leiserson, Fat-trees: universal networks for hardware-efficient supercomputing, IEEE Transactions on Computers, v.34 n.10, p.892-901, Oct. 1985
	13	Marc Snir , Steve Otto, MPI-The Complete Reference: The MPI Core, MIT Press, Cambridge, MA, 1998
	14	L. M. Ni, "Should Scalable Parallel Computers Support Efficient Hardware Multicast?," Proc. ICPP Workshop on Challenges for Parallel Processing, Aug. 1995, pp. 2-7.
	15	I. D. Scherson and C.-H. Chien, "Least common ancestor networks," Proc. 7th Int. Parallel Processing Symp., 1993, pp. 507-513.
	16	Steven L. Scott, Synchronization and communication in the T3E multiprocessor, Proceedings of the seventh international conference on Architectural support for programming languages and operating systems, p.26-36, October 01-04, 1996, Cambridge, Massachusetts, United States
	17	Craig B. Stunkel , Dennis G. Shea , Bülent Abali , Monty Denneau , Peter H. Hochschild , Douglas Joseph , Ben J. Nathanson , Mickey Tsao , Philip R. Varker, Architecture and Implementation of Vulcan, Proceedings of the 8th International Symposium on Parallel Processing, p.268-274, April 01, 1994
	18	C. B. Stunkel, D. G. Shea, D. G. Grice, P. H. Hochschild, and M. Tsao, "The SP1 High-Performance Switch," Proc. Scalable High-Performance Computing Conf., pp. 150-157, May 1994.
	19	C. B. Stunkel , D. G. Shea , B. Aball , M. G. Atkins , C. A. Bender , D. G. Grice , P. Hochschild , D. J. Joseph , B. J. Nathanson , R. A. Swetz , R. F. Stucke , M. Tsao , P. R. Varker, The SP2 high-performance switch, IBM Systems Journal, v.34 n.2, p.185-204, 1995
	20	Craig B. Stunkel , Rajeev Sivaram , Dhabaleswar K. Panda, Implementing multidestination worms in switch-based parallel systems: architectural alternatives and their impact, Proceedings of the 24th annual international symposium on Computer architecture, p.50-61, June 01-04, 1997, Denver, Colorado, United States

CITED BY 7

	Shubhendu S. Mukherjee , Federico Silla , Peter Bannon , Joel Emer , Steve Lang , David Webb, A comparative study of arbitration algorithms for the Alpha 21364 pipelined router, ACM SIGARCH Computer Architecture News, v.30 n.5, December 2002
	Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, QNoC: QoS architecture and design process for network on chip, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.105-128, February 2004
	Marco Galluzzi , Valentín Puente , Adrián Cristal , Ramón Beivide , José-Ángel Gregorio , Mateo Valero, A first glance at Kilo-instruction based multiprocessors, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Marco Galluzzi , Ramón Beivide , Valentin Puente , José-Ángel Gregorio , Adrian Cristal , Mateo Valero, Evaluating kilo-instruction multiprocessors, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.72-79, June 20-20, 2004, Munich, Germany
	Evgeny Bolotin , Israel Cidon , Ran Ginosar , Avinoam Kolodny, Cost considerations in network on chip, Integration, the VLSI Journal, v.38 n.1, p.19-42, October 2004
	Natalie Enright Jerger , Li-Shiuan Peh , Mikko Lipasti, Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support, ACM SIGARCH Computer Architecture News, v.36 n.3, p.229-240, June 2008
	Samuel Rodrigo , Jose Flich , Jose Duato , Mark Hummel, Efficient unicast and multicast support for CMPs, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.364-375, November 08-12, 2008