Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Recovering functional information from existing hardware is a difficult problem in design automation. However, it is an important focus for designers attempting to redesign for expanded functionality or superior performance. Often, the only reliable information available about a piece of digital hardware is the hardware itself. Documentation, even if it is available, may be outdated or incorrect. Existing procedures are able to recover the transistor-level netlist, or a gate-level netlist from an existing implementation. The next step in this process is the gate-level to module-level transformation, the focus of this paper. We have designed a technique to enumerate all of the potential modules within a gate-level netlist so that their functional equivalence to known modules may be evaluated.

REFERENCES

• 1: Charles J. Alpert , Andrew B. Kahng, Recent directions in netlist partitioning: a survey, Integration, the VLSI Journal, v.19 n.1-2, p.1-81, Aug. 1995 [doi>10.1016/0167-9260(95)00008-4]
• 2: Michael Boehner, LOGEX—an automatic logic extractor form transistor to gate level for CMOS technology, Proceedings of the 25th ACM/IEEE conference on Design automation, p.517-522, June 12-15, 1988, Atlantic City, New Jersey, United States
• 3: Gregory H. Chisholm , Steven T. Eckmann , Christopher M. Lain , Robert L. Veroff, Understanding Integrated Circuits, IEEE Design & Test, v.16 n.2, p.26-37, April 1999 [doi>10.1109/54.765201]
• 4: Travis Doom , Jennifer White , Anthony S. Wojcik , Greg Chisholm, Identifying High-Level Components in Combinational Circuits, Proceedings of the Great Lakes Symposium on VLSI '98, p.313, February 19-24, 1998
• 5: Travis E. Doom, Jennifer L. White, Gregory Chisholm, and Anthony S. Wojcik. Identification of functional components in combinational circuits. Technical Report ANL/DIS/TM- 47, Argonne National Laboratory, January 1998.
• 6: Amit Chowdhary , Sudhakar Kale , Phani Saripella , Naresh Sehgal , Rajesh Gupta, A general approach for regularity extraction in datapath circuits, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.332-339, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.289050]
• 7: Mark C. Hansen , Hakan Yalcin , John P. Hayes, Unveiling the ISCAS-85 Benchmarks: A Case Study in Reverse Engineering, IEEE Design & Test, v.16 n.3, p.72-80, July 1999 [doi>10.1109/54.785838]
• 8: Christoph M. Hoffman. Group Theoretic Algorithms and Graph Isomorphism. Springer-Verlag, 1982.
• 9: Sandip Kundu, GateMaker: a transistor to gate level model extractor for simulation, automatic test pattern generation and verification, Proceedings of the 1998 IEEE International Test Conference, p.372, October 18-22, 1998
• 10: Ken McElvain. Lgsynth93 benchmark set: Version 4.0. Available on the World Wide Web at http:ltwww.cbl.ncsu.edu/CBL.Docsllgs93.html, May 1993.
• 11: Miles Ohlrich , Carl Ebeling , Eka Ginting , Lisa Sather, SubGemini: identifying subcircuits using a fast subgraph isomorphism algorithm, Proceedings of the 30th international conference on Design automation, p.31-37, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.164556]
• 12: George Petz and Uli Roettcher. Circuit comparison by hierarchical pattern matching. In Proceedings of the lnterna. tional Conference on Computer Aided Design, pages 290 - 293, 1991.
• 13: Ronald C. Stogdill, Dealing with Obsolete Parts, IEEE Design & Test, v.16 n.2, p.17-25, April 1999 [doi>10.1109/54.765200]
• 14: Jennifer L. White and Anthony S. Wojcik. A technique for unique subgraph enumeration. Technical Report MSU-CSE- 99-35, Computer Science and Engineering, Michigan State University, East Lansing, Michigan, October 99.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN

General Terms:
Design, Performance