Reducing bus transition activity by limited weight coding with codeword slimming

ABSTRACT

Transitions on high capacitance busses in VLSI systems result in considerable power dissipation. Various coding schemes have been proposed in literature to encode the input signal in order to reduce the number of transitions. Number of transitions can be reduced by introducing redundancy in data transferred over the busses. For a given amount of redundancy there exists a lower bound on the average number of transitions. In this paper we derive a new coding scheme which leads to extremely practical techniques for bus transmission that reduce bus transitions to within 3.96-8.42% of the lower bound depending on the redundancy employed. There is also a net reduction in power dissipation ranging from 8.53-21.88% over an uncoded bus transmission scheme. This savings in power dissipation is identical to that for bus-invert coding per word transmitted the higher efficiency brought about by codeword slimming, however, results in shorter codewords than bus-invert coding which in turn results in higher energy efficiency in word transmission. Applications suitable for this new technique include systems relying on bit-serial implementation and systems with bit-parallel implementations where the cost of extra parallel-to-serial and serial-to-parallel data-format converters is marginal compared to the power savings obtained.

REFERENCES

• 1: D. Liu and C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips," IEEE Journal of Solid State Circuits, vol. 29, no. 6, pp. 663---670, 1994.
• 2: Renu Mehra , Lisa M. Guerra , Jan M. Rabaey, Low-power architectural synthesis and the impact of exploiting locality, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.239-258, Aug./Sept. 1996 [doi>10.1007/BF01130408]
• 3: S. Wuytack, et al., "Global Communication and Memory Optimizing Transformations for Low Power Systems," in Proceedings of International Workshop on Low Power Design, (Napa, CA, USA), pp. 203-208, April 1994.
• 4: Sumant Ramprasad , Naresh R. Shanbhag , Ibrahim N. Hajj, Achievable bounds on signal transition activity, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.126-129, November 09-13, 1997, San Jose, California, United States
• 5: M. Stan and W. Burleson, "Limited-Weight Codes for Low- Power I/O," Proceedings of International Workshop on Low Power Design, pp. 209-214, April 1991.
• 6: Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
• 7: Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
• 8: Thomas M. Cover , Joy A. Thomas, Elements of information theory, Wiley-Interscience, New York, NY, 1991
• 9: Rajeev Murgai , Masahiro Fujita , Arlindo Oliveira, Using complementation and resequencing to minimize transitions, Proceedings of the 35th annual conference on Design automation, p.694-697, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277219]
• 10: K. K. Parhi, "Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation," IEEE Trans. Circuits And Systems H Analog and Digital Signal Processing, vol. 39, pp. 423--440, July. 1992.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

Additional Classification:
  B. Hardware
  B.6 LOGIC DESIGN

General Terms:
Design, Management, Performance