Power estimation approach for SRAM-based FPGAs

ABSTRACT

This paper presents the power consumption estimation for the novel Virtex architecture. Due to the fact that the XC4000 and the Virtex core architecture are very similar, we used the basic approaches for the XC4000-FPGAs power consumption estimation and extended that method for the new Virtex family. We determined an appropriate technology-dependent power factor Kp to calculate the power consumption on Virtex-chips, and developed a special benchmark test design to conduct our investigations. Additionally, the derived formulas are evaluated on two typical industrial designs. Our own emulation environments called SPYDER-ASIC-X1 and SPYDER-VIRTEX-X2 were used, which are best suited for the emulation of hardware designs for embedded systems.

REFERENCES

• 1: Xilinx Inc.: The programmable Logic Data Book, 1999.
• 2: Altera Corp.: Evaluating Power for A ltera Devices, Application Note 74, version 3, May 1999.
• 3: Actel Corp.: Predicting the Power Dissipation of Actel FPGAs, Application Note, April 1996.
• 4: Xilinx Inc.: A Simple Method of Estimating Power in XC4OOOXL/EX/E FPGAs, Application Brief X014, June 30, 1997.
• 5: K. WeiB, R. Kistner, W. Rosenstiel: Analysis of the XC6000 Architecture for Embedded System Design. Field-Progammable Custom Computing Machines (FCCM), Napa Valley CA, April 1998.
• 6: K. WeiB, T. Steckstor, C. Nitseh, W. Rosenstiel: Performance Analysis of Real-Time-Operation Systems by Emulation of an Embedded System. 10th IEEE International Workshop on Rapid System Prototyping (RSP), Clearwater, Florida, USA, 1999.
• 7: Karlheinz Weiß , Thorsten Steckstor , Gernot Koch , Wolfgang Rosenstiel, Exploiting FPGA-features during the emulation of a fast reactive embedded system, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.235-242, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296469]
• 8: I. Katchan, C. Oetker, T. Steckstor, K. Weig: SPYDER-VIRTEX-X2 user manual, version 1.0, http://www.fzi.de/sirn/spyder.html, september 1999.
• 9: K. Weiss, T. Steckstor, C. Oetker, R. Kistner: Data Sheet and User Manuel SPYDER-ASIC-X1. http:// www.fzi.de/sim/spyder.html, FZI & University Tiibingen 1998.
• 10: Xilinx Inc: Virtex Power Estimator User Guide, Application Note 152, version 1.0, April 28, 1999.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

General Terms:
Design, Experimentation, Performance