Field programmable port extender (FPX) for distributed routing and queuing

ABSTRACT

Field Programmable Gate Arrays (FPGAs) are being used to provide fast Internet Protocol (IP) packet routing and advanced queuing in a highly scalable network switch. A new module, called the Field-programmable Port Extender (FPX), is being built to augment the Washington University Gigabit Switch (WUGS) with reprogrammable logic.FPX modules reside at the edge of the WUGS switching fabric. Physically, the module is inserted between an optical line card and the WUGS gigabit switch back-plane. The hardware used for this project allows ports of the switch populated with an FPX to operate at rates up to 2.4 Gigabits/second. The aggregate throughput of the system scales with the number of switch ports.Logic on the FPX module is implemented with two FPGA devices. The first device is used to interface between the switch and the line card, while the second is used to prototype new networking functions and protocols. The logic on the second FPGA can be reprogrammed dynamically via control cells sent over the network.The flexibility of the FPX has made the card of interest for several networking applications. This year, fifty FPX hardware modules will be fabricated and distributed to researchers at eight universities around the country who are interested in experimenting with reprogrammable networks and per-flow queuing mechanisms. The FPX hardware will first be used to implement fast IP lookup algorithms and distributed input queueing.

REFERENCES

• 1: J. W. Lockwood, "Illinois Pulsar-based Optical Interconnect (iPOINT)." http://ipoint.vlsi.- uiuc.edu, Sept. 1999.
• 2: J. W. Lockwood, H. Duan, J. J. Morikuni, S. M. Kang, S. Akkineni, and 1t. H. Campbell, "Scalable optoelectronic ATM networks: The iPOINT fully functional testbed," IEEE Journal of Lightwave Technology, pp. 1093-1103, June 1995.
• 3: H. Duan, J. W. Lockwood, and S. M. Kang, "FPGA prototype queueing module for high performance ATM switching," in Proceedings of the Seventh Annual IEEE International ASIC Conference, (Rochester, NY), pp. 429-432, Sept. 1994.
• 4: M. J. Karol, M. G. Hluchyj, and S. P. Morgan, "Input vs. output queueing in space division packet switching," IEEE Tfunsactions on Communicationa, vol. Com-35, pp. 1347-1356, Dec. 1987.
• 5: Haoran Duan , J. W. Lockwood , S. M. Kang , J. D. Will, A High-Performance OC-12/OC-48 Queue Design Prototype for Input-buffered ATM Switches, Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution, p.20, April 09-11, 1997
• 6: Tom Chaney , J. Andrew Fingerhut , Margaret Flucke , Jonathan Turner, Design of a Gigabit ATM Switch, Proceedings of the INFOCOM '97. Sixteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Driving the Information Revolution, p.2, April 09-11, 1997
• 7: J. S. Turner, "Gigabit Technology Distribution Program." http:/www.arl.wustl.edu/- gigabitkits/kits.html, Aug. 1999.
• 8: W. N. Eatherton, "Hardware-Based Internet Protocol Prefix Lookups." thesis, Washington University in St. Louis, 1998.
• 9: Marcel Waldvogel , George Varghese , Jon Turner , Bernhard Plattner, Scalable high speed IP routing lookups, Proceedings of the ACM SIGCOMM '97 conference on Applications, technologies, architectures, and protocols for computer communication, p.25-36, September 14-18, 1997, Cannes, France
• 10: N. McKeown, V. Anantharam, and J. Walrand, "Achieving 100% throughput in an input-queued switch," in INFOCOM'96, Mar. 1996.
• 11: H. Duau, J. W. Lockwood, and S. M. Kang, "Matrix unit cell scheduler (MUCS) for input-buffered switches," IBEE Communication Letters, vol. 2, pp. 20-23, Jan. 1998.
• 12: N. McKeown and A. Mekkittikul, "A practical scheduling algorithm to achieve 100% throughput in input-queued switches," in INFOCOM'98, (San Francisco), Apr. 1998.
• 13: Nick McKeown , Martin Izzard , Adisak Mekkittikul , William Ellersick , Mark Horowitz, Tiny Tera: A Packet Switch Core, IEEE Micro, v.17 n.1, p.26-33, January 1997 [doi>10.1109/40.566194]
• 14: W. Westfeldt, "Intemet reconfignrable logic for creating web-enabled devices." Xilinx Xcell, Q1 1999.
• 15: S. Kelem, "Virtex configuration architecture advanced user's guide." Xilinx XAPP151, Sept. 1999.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN
      B.6.1 Design Styles
          Subjects: Logic arrays

Additional Classification:
  B. Hardware

General Terms:
Design, Performance