A C compiler for a processor with a reconfigurable functional unit

ABSTRACT

This paper describes a C compiler for a mixed Processor/FPGA architecture where the FPGA is a Reconfigurable Functional Unit (RFU). It presents three compilation techniques that can extract computations from applications to put into the RFU. The results show that large instruction sequences can be created and extracted by these techniques. An average speedup of 2.6 is achieved over a set of benchmarks.

REFERENCES

• 1: K. Atsuta, DCT implementation, http://marine.et.utokai.ac.jp/database/koichi.html.
• 2: J. Babb , M. Frank , V. Lee , E. Waingold , R. Barua , M. Taylor , J. Kim , S. Devabhaktuni , A. Agarwal, The RAW benchmark suite: computation structures for general purpose computing, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.134, April 16-18, 1997
• 3: D. Burger, and T. Austin, The Simplescalar Tool Kit, University of Wisconsin-Madison Computer Sciences Department Technical Report #1342, June, 1997
• 4: P. Faraboschi, et al. The Latest Word in Digital and Media Processing, IEEE signal processing magazine, Mar 1998
• 5: Randall J. Fisher , Henry G. Dietz, Compiling for SIMD Within a Register, Proceedings of the 11th International Workshop on Languages and Compilers for Parallel Computing, p.290-304, August 07-09, 1998
• 6: Maya B. Gokhale , Janice M. Stone, NAPA C: Compiling for a Hybrid RISC/FPGA Architecture, Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, p.126, April 15-17, 1998
• 7: Seth Copen Goldstein , Herman Schmit , Matthew Moe , Mihai Budiu , Srihari Cadambi , R. Reed Taylor , Ronald Laufer, PipeRench: a co/processor for streaming multimedia acceleration, Proceedings of the 26th annual international symposium on Computer architecture, p.28-39, May 01-04, 1999, Atlanta, Georgia, United States
• 8: S. Hauck , T. W. Fry , M. M. Hosler , J. P. Kao, The Chimaera reconfigurable functional unit, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.87, April 16-18, 1997
• 9: J. R. Hauser , J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines, p.12, April 16-18, 1997
• 10: Honeywell Inc, Adaptive Computing Systems Benchmarking, http://www.htc.honeywell.com/projects/acsbench/
• 11: Walter Lee , Rajeev Barua , Matthew Frank , Devabhaktuni Srikrishna , Jonathan Babb , Vivek Sarkar , Saman Amarasinghe, Space-time scheduling of instruction-level parallelism on a raw machine, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.46-57, October 02-07, 1998, San Jose, California, United States
• 12: S. Rathnam, et al. Processing the New World of Interactive Media, IEEE signal processing magazine March 1998
• 13: Rahul Razdan, PRISC: programmable reduced instruction set computers, Harvard University, Cambridge, MA, 1994
• 14: M. J. Wirthlin, A dynamic instruction set computer, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.99, April 19-21, 1995
• 15: R. D. Wittig and P. Chow. OneChip: An FPGA Processor with Reconfigurable Logic, FCCM, Napa Vally, CA, April, 1996
• 16: Zhi Alex Ye , Andreas Moshovos , Scott Hauck , Prithviraj Banerjee, CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit, Proceedings of the 27th annual international symposium on Computer architecture, p.225-235, June 2000, Vancouver, British Columbia, Canada

INDEX TERMS

Primary Classification:
  B. Hardware
  B.6 LOGIC DESIGN

Additional Classification:
  D. Software
  D.3 PROGRAMMING LANGUAGES

General Terms:
Experimentation, Performance