|
ABSTRACT
This paper describes ADAM, an integrated Advanced Design AutoMation system, with focus on the knowledge-based synthesis subsystem. Working parts of this subsystem include a number of design activities and utilities, and a unified, multidimensional, hierarchical design representation. Two aspects of the synthesis subsystem are described in detail: the design planner and the natural language interface. The planner builds a plan for synthesis and analysis activities, drawing inferences from a knowledge base represented by a semantic net. The natural language interface accepts system-level behavioral specifications. Both of these packages are currently being implemented.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
H. Afsarmanesh, D. Knapp, D. McLeod, and A. Parker. An Extensibte Object-Oriented Approath to Databasees for c~/v~sl. Submitted to the 11 th International Conference on Very Large Data Basvs.
|
 |
2
|
|
 |
3
|
|
| |
4
|
H. Brown and M. Slefik. Pa!ladio: An Expert Assistant for Integrated Circuit Design. 1982. Memo KB-VLSI-82-17 (working paper), Xerox PARC.
|
| |
5
|
Knapp, D. and Purger, A. A Data Strtteture f,~r VLSI Syntkesis and Verification. Technical Report DISC 88-6a, Digital Integrated Systems Center, Dept. of EE-Systems, University of Southern California, Octol,er, 1983.
|
| |
6
|
F~di Kurdahi and ^rice Parker. Wiring Space E~ti,~,ation of Sta,;:dard Cell Designs. Technical Report DISC/84-5, University of Southern California, Department of EE-Systems, November, 1984.
|
| |
7
|
Landman, B. and Russo, R. On a Pin or Block l:elationship for Partitions of Logical Graphs. fEEE Transaction,~ on Computer.~ C-20:1469-1479, 1971.
|
| |
8
|
Park, N. and Parker, A. Synthesis of Optimal Clockino Schemes for Digital Systems. Technical Report DISC}84-1, Dept. of E~Systems, University of Southern Califorl, ia, May, 1984.
|
| |
9
|
Alice C. Parker , Fadi Kurdahi , Mitch Mlinar, A general methodology for synthesis and verification of register-transfer designs, Proceedings of the 21st conference on Design automation, p.329-335, June 25-27, 1984, Albuquerque, New Mexico, United States
|
| |
10
|
Parker, A., Park, N. and Knapp, D. Simulation Ef fectivcne~ and Design Verification. Technical Report DISC/84~2, Department of EE-Systems, University of Southern California, October, 1984.
|
 |
11
|
|
CITED BY 23
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
R. Jain , A. Parker , N. Park, Predicting area-time tradeoffs for pipelined design, Proceedings of the 24th ACM/IEEE conference on Design automation, p.35-41, June 28-July 01, 1987, Miami Beach, Florida, United States
|
|
|
W. D. Smith , D. Duff , M. Dragomirecky , J. Caldwell , M. Hartman , J. Jasica , M. A. d'Abreu, FACE core environment: the model and its application in CAE/CAD tool development, Proceedings of the 26th ACM/IEEE conference on Design automation, p.466-471, June 25-28, 1989, Las Vegas, Nevada, United States
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
A. E. Casavant , M. A. d'Abreu , M. Dragomirecky , D. A. Duff , J. R. Jasica , M. J. Hartman , K. S. Hwang , W. D. Smit, A Synthesis Environment for Designing DSP Systems, IEEE Design & Test, v.6 n.2, p.35-44, March 1989
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|