ACM Home Page
Please provide us with feedback. Feedback
Analysis of timing failures due to random AC defects in VLSI modules
Full text PdfPdf (438 KB)
Source Annual ACM IEEE Design Automation Conference archive
Proceedings of the 22nd ACM/IEEE Design Automation Conference table of contents
Las Vegas, Nevada, United States
Pages: 709 - 714  
Year of Publication: 1985
ISBN:0-8186-0635-5
Author
Nandakumar N. Tendolkar  IBM Corporation, Data Systems Division, Poughkeepsie, N.Y.
Sponsor
SIGDA: ACM Special Interest Group on Design Automation
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 7,   Downloads (12 Months): 13,   Citation Count: 9
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/317825.317967
What is a DOI?

ABSTRACT

This paper presents an analytical model for projecting the yield loss due to random delay defects for modules or VLSI packages containing multiple semiconductor chips. A module to be analyzed is characterized by distribution of path delays. Statistical analysis is applied to obtain the distribution of delays caused by defects in logic circuits of LSI chips. The model uses these two distributions to calculate the probability that a module contains a path that does not meet the system timing requirements. All inputs to the model can be obtained much earlier than the availability of modules for actual testing. Therefore expected module yield loss due to delay defects can be projected before the modules are actually manufactured.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Robert Hitcho:k,Sz., Gozdon L. Smith, and David D. Cheng, "Timing Analysi= of Computer Hardware," IBM J. Res. Develop. 26,100-105, January 1982.
 
2
 
3
Donald S. Cleveziey, "The Role of Testing In Achieving Zero Defects," Proceedings of the 1982 liCE International Test Conference, November 1982, pp. 248-253.
 
4
 
5
C. C. Beh, K. H. Azya, C. E. Radke, and K. ~. Torku, "Do Stuck Fault Models Reflect Manufacturing Defects?," Pzoceeeding= of the 1982 IEEE International Test Conference, pp. $5--~2.
 
6
D. B. Owen, "Handbook of Statistical Tables," Addison-Wesley, Reading,Mass., 1962, pp.,l-10.
 
7
APL Statistical Libzazy, Fozm No. 5H20-184.1, IBM Corporation, Nhite Plains, N.Y., 1976, pp. 60-61.

CITED BY  9

Collaborative Colleagues:
Nandakumar N. Tendolkar: colleagues