ALPS2: a standard cell layout system for double-layer metal technology

ABSTRACT

A layout style for double-layer metal standard cell design is described. Based on this particular style, an automatic layout system (ALPS2) is developed. It mixes state of the art placement and routing techniques in different stages of the layout process, which deviates from the traditional place-first-then-route strategy, and produces efficient results. The chip area comparisons between three single layer metal standard cell designs and those of the ALPS2 system showed up to 18% reduction by using the second layer metal.

REFERENCES

• 1: Persky, G., et al.; "LTX - a Minicomputer Based System for Automatic LSI Layout", Jl. Design Automation and Fault Tolerant Comp., pp. 217-225, May, 1977.
• 2: G. Persky , C. Enger , D. M. Selove, The Hughes Automated Layout System - automated LSI/VLSI layout based on channel routing, Proceedings of the 18th conference on Design automation, p.22-28, June 29-July 01, 1981, Nashville, Tennessee, United States
• 3: G. Persky, PRO - an automatic string placement program for polycell layout, Proceedings of the 13th conference on Design automation, p.417-424, June 28-30, 1976, San Francisco, California, United States [doi>10.1145/800146.804842]
• 4: Sungho Kang, Linear ordering and application to placement, Proceedings of the 20th conference on Design automation, p.457-464, June 27-29, 1983, Miami Beach, Florida, United States
• 5: Ohtsuki, T., Mori, H., Kuh, E. S., "One Dimensional Logic Gate Assignment and Interval Graphs", IEEE Tran. on Circuits and Systems, Vol. CAS-26, pp. 675-684, 1979.
• 6: Cheng, C. K. and Kuh, E. S., "Partitioning and Placement Based on Network Optimization", Digest of Technical Papers, IEEE ICCAD, September, 1983, pp. 86-87.
• 7: B. N. Tien , B. S. Ting , J. Cheam , K. Chow , S. C. Evans, GALA - an automatic layout system for high density CMOS gate arrays, Proceedings of the 21st conference on Design automation, p.657-662, June 25-27, 1984, Albuquerque, New Mexico, United States
• 8: Sechen, C~, et al; "The Timberwolf Placement and Routing Package", IEEE CICC, 1984.
• 9: Kirkpatrick, S., et al.; "Optimization by Simulated Annealing", IBM Comp. Sci./Eng. Tech. Report, Watson Research Center, 1982.
• 10: Aoshima, K. and Kuh, E. S., "Multi-Channel Optimization in Gate Array LSI Layout", Proc. IEEE ISCAS, 1983, pp. 1005-1008.
• 11: Aoshima, K., Private Notes.
• 12: Munkres, J., "Algorithms for the Assignment and Transportation Problems", J. SIAM 5, March, 1957, pp. 32- 38.
• 13: François Bourgeois , Jean-Claude Lassalle, An extension of the Munkres algorithm for the assignment problem to rectangular matrices, Communications of the ACM, v.14 n.12, p.802-804, Dec. 1971 [doi>10.1145/362919.362945]
• 14: Yoshimura, T. and Kuh, E. S., "Efficient Algorithms for Channel Routing", IEEE Tran. on CAD, pp. 25-35, Jan. 1982.
• 15: David N. Deutsch, A “Dogleg” channel router, Proceedings of the 13th conference on Design automation, p.425-433, June 28-30, 1976, San Francisco, California, United States [doi>10.1145/800146.804843]
• 16: Sangiovanni-Vincentelli, A., et al ; "A New Gridless Channel Router: Yet Another Channel Router the Second (YACR-II)", IEEE ICCAD, 1984, pp. 72-75.
• 17: Hsu, C. P., Tien, B. N., "Automatic Layout for Double-Layer Metal Technology", 2nd Int. Symp. on VLSI Tech., Systems, and Applications, May, 1985.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Placement and routing

  J. Computer Applications

General Terms:
Algorithms, Design, Experimentation, Measurement, Performance, Theory