The VLSI design automation assistant: what's in a knowledge base

ABSTRACT

The Design Automation Assistant is a knowledge-based expert-system, KBES, that generates a technology-independent list of operators, registers, data paths and control signals from an algorithmic description of a VLSI system. One merit of codifying knowledge in a KBES is that it can be easily quantified and qualified. This paper takes a retrospective on that codified knowledge base, examining what has been learned about VLSI design. It discusses both the major steps in the implementation design process and the extent to which each rule embodies domain knowledge. Finally, the paper provides an example design with typical rules from each of the major steps in the implementation design process.

REFERENCES

• 1: Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
• 2: Director, S. W., Parker, A. C., Siewiorek, D. P., and Thomas, D. E., "A design methodology and computer aids for digital VLSI systems," IEEE Transactions on
• 3: Thomas, D. E., Hitchock, C. Y. iii, Kowalski, T. J., Rajah, J. V., anti Walker, R., "'Automatic Data Path Synthesis," Computer 16(12) pp. 59-70 (December, 1983).
• 4: Kowalski, T. J. and Thomas, D. E., "The VLSI Design Automation Assistant" First Steps," TwemT-sixth IEEE Computer Society International Conference, pp. 126 - 130 (February 28, 1983).
• 5: T. J. Kowalski , D. E. Thomas, The VLSI Design Automation Assistant: Prototype system, Proceedings of the 20th conference on Design automation, p.479-483, June 27-29, 1983, Miami Beach, Florida, United States
• 6: Kowalski, T. J. and Thomas, D. E., "The VLSI Design Automation Assistant: An IBM System/370 Design," Design and Test cf Computers 1 (1) pp. 60-69 (February, 1984).
• 7: Kowalski, T. J., Geiger, D. J., Wolf, W. H., and Fichtner, W., "The VLSI Design Automation Assistant: A Birth In Industry," IEEE lnternation Symposium on Circuits and Systems, (June 5, 1985).
• 8: Forgy, C. L., OPS5 User's Manual, Department of Computer Science, Carnegie-Mellon University (July, 1981).
• 9: Rose, M, A., Structured Control Flow: An Architectural Technique figr improving Control Flow Performance, Masters thesis, Department of Electrical Engineering, Carnegie-Mellon University (November, 1983).
• 10: Kernighan, B. W. and Lin, S., "An Efficient Heuristic Procedure for Partitioning Graphs," Bell Sys. Tech. J. 49(2) pp. 291-308 (I 970).
• 11: D. G. Schweikert , B. W. Kernighan, A proper model for the partitioning of electrical circuits, Proceedings of the 9th workshop on Design automation, p.57-62, June 26-28, 1972 [doi>10.1145/800153.804930]
• 12: Melvin A. Breuer, A class of min-cut placement algorithms, Proceedings of the 14th conference on Design automation, p.284-290, January 1977
• 13: Thomas S. Payne , W. M. vanCleemput, Automated partitioning of hierarchically specified digital systems, Proceedings of the 19th conference on Design automation, p.182-192, January 1982
• 14: Barbacci, M. R., Barnes, G. E., Cattell, R. G., and Siewiorek, D. P., The ISPS Computer Description Language, Department of Computer Science,
• 15: Michael C. McFarland S.J., Computer-aided partitioning of behavioral hardware descriptions, Proceedings of the 20th conference on Design automation, p.472-478, June 27-29, 1983, Miami Beach, Florida, United States
• 16: Kowalski, T. J., Computer-Aided Cost Estimation from Implementation Specifications, (unpublished).
• 17: Charles Lanny Forgy, On the efficient implementation of production systems., 1979

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.1 Types and Design Styles
          Subjects: VLSI (very large scale integration)

Additional Classification:
  J. Computer Applications

General Terms:
Algorithms, Design, Measurement, Performance, Theory