PROTEST: a tool for probabilistic testability analysis

ABSTRACT

The CAD-tool PROTEST (Probabilistic Testability Analysis) is presented. PROTEST estimates for each fault of a combinational circuit its detection probability which can be used as a testability measure. Moreover it calculates the number of random test patterns which must be generated in order to achieve the required fault coverage. It is also demonstrated that the fault coverage will increase and the necessary number of random patterns will drastically decrease, if each primary input is stimulated by test patterns having specific probabilities of being logical “1”. PROTEST uses this fact and determines for each input the optimal signal probability for a randomly generated pattern.

REFERENCES

• AgAg75: P. Agrawal, V.D. Agrawal ; Probabllistic Analysis of Random Test Generat ion Method for Irredundant Combinational Logic Networks; IEEE Trans. on Comput. , Vol. C-24, No. 7, July 1975
• AgJa84: Sunil K. Jain , Vishwani D. Agrawal, STAFAN: An alternative to fault simulation, Proceedings of the 21st conference on Design automation, p.18-23, June 25-27, 1984, Albuquerque, New Mexico, United States
• AgMe82: Agrawal, V. D., Mercer, M. R. ; Testability Measures -What Do They Tell Us; International Test Conference, 1982, pp. 391 - 396
• BDS84: J. Savir, G.S. Ditlow, P.H. Bardell ; Random Pattern Testability ; IEEE, Trans. Comp., Vol. C-33, No. I, Jan. 1984
• CKR84a: R. Camposano, A. Kunzmann, W. Rosenstiel; Automatic Data Path Synthesis from DSL Spezlfications; IEEE, Proc. of Int. Conf. on Computer Design, ICCD, 1984
• EiWi77: E. B. Eichelberger , T. W. Williams, A logic design structure for LSI testability, Proceedings of the 14th conference on Design automation, p.462-468, January 1977
• Goel81: P. Goel; An implicit enumeration algorithm to generate tests for combinational logic circuits ; IEEE Trans. on Comp. , Vol. C-30, no. 3, March 1981
• Hart80: R.W. Hartens te in ; VLSI-Baustelne in geringen Stueckzahlen fuer Spezia lanwendungen ; Elektronlsche Rechenanlagen, Heft 4, 1980
• HeLe83: J.H. Heckmaier, D. Lelsengang; Fehlererkennung mit Signaturanalyse ; Elektron. Rechenanl. 25, 1983, H. 3, 109 - 116
• KuWu84: A. Kunzmann, H.-J. Wunderlich; Stelgerung der Efflzlenz beim Test mlt Zufallsmustern Report 19/84 at the Faculty for Informatlcs, University of Karlsruhe, October 1984
• Much81: J. Mucha; Hardware Techniques for Testing VLSI Circuits Based on Built-In Test ; Proc. COMPCON 81 , Feb. 1981
• MuSa81: E.I. Muehldorf, A.D. Savkar; LSI Logic Testing - An Overview; IEEE Trans. on Computers, Vol. C-30, No. i, January 1981
• Nils80: N. J. Nilsson, Principles of artificial intelligence, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1980
• SCHD84: Detlef Schmid , Raul Camposano , Wolfgang Rosenstiel, Automatischer Entwurf hochintegrierter Schaltungen aus Beschreibungen der Schaltungsfunktion, GI - 14. Jahrestagung, p.391-406, October 02-04, 1984

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS

  J. Computer Applications

General Terms:
Design, Measurement, Performance, Theory