Auto-interactive schematics to layout translation

ABSTRACT

An effective heuristic has been developed that provides an auto-interactive process to translate schematic net-lists to symbolic layouts. A net-list description of the logic-level of a circuit is the starting point for the process. This net-list initializes the symbolic layout system by providing device and pin names — position information is provided interactively by the designer. The designer places these active elements by name and then makes the connections between them. As each connection is made a check is performed to verify that electrical connectivity of the layout exactly matches that of the net-list and the original schematic.

REFERENCES

• AYRE83: AYRES, RONALD F, S'dic~n Compilation and the Art of Automatk: Microchlp Design, Prentice-Hall, Englawoo6 Cliffs, NJ (1983).
• BERG82: BERGMANN, N, "Software Support for F.I.R.S.T; internal report, Edinburgh University (June 1982).
• ENTE85: George Entenman , Stephen W. Daniel, A fully automatic hierarchical compactor, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.69-75, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317835]
• GRAY82: John P. Gray , Irene Buchanan , Peter S. Robertson, Designing gate arrays using a silicon compiler, Proceedings of the 19th conference on Design automation, p.377-383, January 1982
• LEIS79: LEISERSON, CHARLES E., "Area-Etticiem Graph Layouts (for VLSD, pp. 270-281 in Proceedings 21st IEEE Sympodam on Ftnv~~s of Computer S~, CMU, Pittsburgh (Aug 1979).
• LIPT79: L~N, PJCHARD J. AND ROBERT E. TA~AN, "A Separator Theorm for Hanar Grapl~" SlAM J. Appl. Math. 36(2) pp. 177-189 (April 1979).
• MEAD80: Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
• ROGE85: C. Durward Rogers , J. B. Rosenberg , S. W. Daniel, MCNC's vertically integrated symbolic design system, Proceedings of the 22nd ACM/IEEE conference on Design automation, p.62-68, June 1985, Las Vegas, Nevada, United States [doi>10.1145/317825.317834]
• ROSE83a: Jonathan Rosenberg , David Boyer , John Dallen , Stephen Daniel , Charles Poirier , John Poulton , Durward Rogers , Neil Weste, A vertically integrated VLSI design environment, Proceedings of the 20th conference on Design automation, p.31-38, June 27-29, 1983, Miami Beach, Florida, United States
• ROSE83b: ROSENBERG, JONATHAN B. AND NEIL H. E. WESTE, "'AN~D- A Better Circuit Description," MCNC Tech. Rep. No. 4983-O1, Microelectronics Center of NC, RTP, NC 27709 (Feb. 1983).
• SISK82: SISKIND, JEFFREY M., JAY R. SOUTHARD, AND KENNETH W. CROUCH, "Generating Custom High Performance VI.~I Designs From Succinct Algorithmic ~riptions," MIT Conference on Advanced Research in VLSI, pp. 28-40 (1982).
• SMIT85: SMrrn, PHILIP O. AND STEPHEN W. DANqEt, 'qqae Master Technology Files System for Technology Independence," Proc. 22nd Design Automation Conf. /forthcoming}, (Juno 1985).
• WEST81a: Neil Weste, Virtual grid symbolic layout, Proceedings of the 18th conference on Design automation, p.225-233, June 29-July 01, 1981, Nashville, Tennessee, United States
• WEST81b: WESrE, NEtL ~ E, '~dUI.~A - An Interactive Symbolic Layout System for the Design of Integrated Circuits," B.S.TJ. 60(6) pp. 823-857 (July-Aug 1981).

INDEX TERMS

Primary Classification:
  J. Computer Applications

Additional Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids
          Subjects: Layout

  I. Computing Methodologies
  I.2 ARTIFICIAL INTELLIGENCE
      I.2.8 Problem Solving, Control Methods, and Search
          Subjects: Heuristic methods

General Terms:
Algorithms, Design, Performance, Theory