|
 REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
 |
1
|
|
| |
2
|
|
| |
3
|
|
| |
4
|
Toni Juan , Tomas Lang , Juan J. Navarro, Reducing TLB power requirements, Proceedings of the 1997 international symposium on Low power electronics and design, p.196-201, August 18-20, 1997, Monterey, California, United States
[doi> 10.1145/263272.263332]
|
| |
5
|
Raminder S. Bajwa , Mitsuru Hiraki , Hirotsugu Kojima , Douglas J. Gorny , Kenichi Nitta , Avadhani Shridhar , Koichi Seki , Katsuro Sasaki, Instruction buffering to reduce power in processors for signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.417-424, Dec. 1997
[doi> 10.1109/92.645068]
|
| |
6
|
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
|
| |
7
|
|
| |
8
|
|
| |
9
|
R. Iris Bahar , Gianluca Albera , Srilatha Manne, Power and performance tradeoffs using various caching strategies, Proceedings of the 1998 international symposium on Low power electronics and design, p.64-69, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.295115]
|
| |
10
|
Nikolaos Bellas Ibrahim Hajj , George Stamoulis , N. Bellas , C. Polychronopoulos, Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors, Proceedings of the 1998 international symposium on Low power electronics and design, p.70-75, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.280788]
|
| |
11
|
D. Lidsky, J. Rabaey, "Low-Power Design of Memory Intensive functions," Symposium on Low Power Electronics, pp. 16-17, Oct. 1994.
|
| |
12
|
M. Lee, V. Tiwari, "A Memory Allocation Technique for Low-Energy Embedded DSP Software," Symposium on Low Power Electronics, pp. 24-25, 1995.
|
| |
13
|
R. Sated, C. Chakrabarti, "Scheduling for Minimizing the Number of Memory Accesses in Low Power Applications,'' VLSI Signal Processing, pp. 169-178, Oct. 1996.
|
| |
14
|
|
| |
15
|
S. Wuytack, F. Catthoor, H. De Man, "Transforming Set Data Types to Power Optimal Data Structures," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 15, no. 6, pp. 619-629, June 1996.
|
| |
16
|
|
| |
17
|
E. De Greef, F. Catthoor, H. De Man, "Program Transformation Strategies for Memory Size and Power Reduction of Pseudoregular Multimedia Subsystems," IEEE Transactions on Circuits and Systems for Video Technology, vol. 8, no. 6, pp. 719-733, Oct. 1998.
|
| |
18
|
|
| |
19
|
|
| |
20
|
D. Kirovski, C. Lee, M. Potkonjak, W. Mangione- Smith, "Synthesis of Power Efficient Systems-on- Silicon," Asian and South Pacific Design Automation Conference, pp. 557-562, Feb. 1998.
|
| |
21
|
|
| |
22
|
|
| |
23
|
Julio L. da Silva, Jr. , Francky Catthoor , Diederik Verkest , Hugo de Man, Power exploration for dynamic data types through virtual memory management refinement, Proceedings of the 1998 international symposium on Low power electronics and design, p.311-316, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.280944]
|
| |
24
|
Tajana Šimunić , Luca Benini , Giovanni De Micheli, Cycle-accurate simulation of energy consumption in embedded systems, Proceedings of the 36th ACM/IEEE conference on Design automation, p.867-872, June 21-25, 1999, New Orleans, Louisiana, United States
[doi> 10.1145/309847.310090]
|
| |
25
|
Jason J. Brown , Danny Z. Chen , Garrison W. Greenwood , Xiaobo Hu , Richard W. Taylor, Scheduling for power reduction in a real-time system, Proceedings of the 1997 international symposium on Low power electronics and design, p.84-87, August 18-20, 1997, Monterey, California, United States
[doi> 10.1145/263272.263289]
|
| |
26
|
|
| |
27
|
|
| |
28
|
M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey, "An Energy Conscious Methodology for Early Design Exploration of Hetherogeneous DSPs," Custom Integrated Circuits Conference, pp. 111-117, May 1998.
|
| |
29
|
|
| |
30
|
|
| |
31
|
W. Dougherty, D. Pursley, D. Thomas, "Instruction subsetting: Trading Power for Programmability," Computer Society Workshop on VLSI System Level Design, pp. 42-47, April 1998.
|
| |
32
|
|
| |
33
|
|
| |
34
|
Huzefa Mehta , Robert Michael Owens , Mary Jane Irwin , Rita Chen , Debashree Ghosh, Techniques for low energy software, Proceedings of the 1997 international symposium on Low power electronics and design, p.72-75, August 18-20, 1997, Monterey, California, United States
[doi> 10.1145/263272.263286]
|
| |
35
|
|
| |
36
|
Catherine H. Gebotys , Robert J. Gebotys, An empirical comparison of algorithmic, instruction, and architectural power prediction models for high performance embedded DSP processors, Proceedings of the 1998 international symposium on Low power electronics and design, p.121-123, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.280824]
|
| |
37
|
|
| |
38
|
Atsushi Hasegawa , Ikuya Kawasaki , Kouji Yamada , Shinichi Yoshioka , Shumpei Kawasaki , Prasenjit Biswas, SH3: High Code Density, Low Power, IEEE Micro, v.15 n.6, p.11-19, December 1995
[doi> 10.1109/40.476254]
|
| |
39
|
|
| |
40
|
E. Macii, M. Pedram, F. Somenzi, "High-Level Power Modeling, Estimation and Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 11, pp. 1061-1079, Nov. 1998.
|
| |
41
|
M. Potkonjak, M. Rabaey, "Power Minimization in DSP Application Specific Systems Using Algorithm Selection," international Conference on Acoustics, Speech, and Signal Processing, vol. 4, pp. 2639-2642, May 1995.
|
| |
42
|
A. Chandrakasan, M. Potkonjak, R. Mehra, J. Rabaey, R. Brodersen, "Optimizing Power Using Transformations,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, voI. 14, no. 1, pp. 12-31, Jan. 1995.
|
| |
43
|
|
| |
44
|
|
| |
45
|
R. Mehra, L. Guerra, J. Rabaey, "A Partitioning Scheme for Optimizing Interconnect Power," IEEE Journal of Solid-State Circuits, vol. 32, no. 3, pp. 433- 43, March 1997.
|
| |
46
|
|
| |
47
|
Inki Hong , Miodrag Potkonjak , Ramesh Karri, Power optimization using divide-and-conquer techniques for minimization of the number of operations, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.108-111, November 09-13, 1997, San Jose, California, United States
|
| |
48
|
|
| |
49
|
Lisa Guerra , Miodrag Potkonjak , Jan Rabaey, A methodology for guided behavioral-level optimization, Proceedings of the 35th annual conference on Design automation, p.309-314, June 15-19, 1998, San Francisco, California, United States
[doi> 10.1145/277044.277134]
|
| |
50
|
|
| |
51
|
A. Sratakos, S. Sanders and R. Brodersen, "A Low- Voltage CMOS DC-DC Converter for a Portable Battery-Operated System," IEEE Power Electronics Specialists Conference, pp. 619-626, 1994.
|
| |
52
|
A. Chandrakasan , V. Gutnik , T. Xanthopoulos, Data driven signal processing: an approach for energy efficient computing, Proceedings of the 1996 international symposium on Low power electronics and design, p.347-352, August 12-14, 1996, Monterey, California, United States
|
| |
53
|
|
| |
54
|
K. Suzuki et al., "A 300 MIPS/W RISC Core Processor with Variable Supply-Voltage Scheme in Variable Threshold-Voltage CMOS," Custom Integrated Circuits Conference, pp. 112-118, May. 1997.
|
| |
55
|
W. Namgoong, M. Yu and T. Meng, "A High-Efficiency Variable-Voltage CMOS Dynamic DC-DC Switching Regulator," International Solid-State Circuits Conference, pp. 380-381, Jan. 1997.
|
| |
56
|
|
| |
57
|
T. Ishiaxa, M. Yasuura, "Power-Pro: Programmable Power Management Architecture," Asia and South Pacific Design Automation Conference, pp. 321-322, Feb. 1998.
|
| |
58
|
Kimiyoshi Usami , Mutsunori Igarashi , Takashi Ishikawa , Masahiro Kanazawa , Masafumi Takahashi , Mototsugu Hamada , Hideho Arakida , Toshihiro Terazawa , Tadahiro Kuroda, Design methodology of ultra low-power MPEG4 codec core exploiting voltage scaling techniques, Proceedings of the 35th annual conference on Design automation, p.483-488, June 15-19, 1998, San Francisco, California, United States
[doi> 10.1145/277044.277178]
|
| |
59
|
M. Weiser, B. Welch, A. Demers, S. Shenker, "Scheduling for Reduced CPU Energy," Symposium on Operating Systems Design and Implementation, pp. 13-23, Nov 1994.
|
| |
60
|
Kinshuk Govil , Edwin Chan , Hal Wasserman, Comparing algorithm for dynamic speed-setting of a low-power CPU, Proceedings of the 1st annual international conference on Mobile computing and networking, p.13-25, November 13-15, 1995, Berkeley, California, United States
[doi> 10.1145/215530.215546]
|
| |
61
|
Inki Hong , Darko Kirovski , Gang Qu , Miodrag Potkonjak , Mani B. Srivastava, Power optimization of variable voltage core-based systems, Proceedings of the 35th annual conference on Design automation, p.176-181, June 15-19, 1998, San Francisco, California, United States
[doi> 10.1145/277044.277088]
|
| |
62
|
|
| |
63
|
Trevor Pering , Tom Burd , Robert Brodersen, The simulation and evaluation of dynamic voltage scaling algorithms, Proceedings of the 1998 international symposium on Low power electronics and design, p.76-81, August 10-12, 1998, Monterey, California, United States
[doi> 10.1145/280756.280790]
|
| |
64
|
Inki Hong , Miodrag Potkonjak , Mani B. Srivastava, On-line scheduling of hard real-time tasks on variable voltage processor, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.653-656, November 08-12, 1998, San Jose, California, United States
[doi> 10.1145/288548.289105]
|
| |
65
|
|
| |
66
|
|
| |
67
|
J. Lorch and A. Smith, "Software Strategies for Portable Computer Energy Management," IEEE Personal Communications, vol. 5, no. 3, June 1998.
|
| |
68
|
|
| |
69
|
Amir H. Farrahi , Gustavo E. Téllez , Majid Sarrafzadeh, Memory segmentation to exploit sleep mode operation, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.36-41, June 12-16, 1995, San Francisco, California, United States
[doi> 10.1145/217474.217503]
|
| |
70
|
|
| |
71
|
Gustavo E. Téllez , Amir Farrahi , Majid Sarrafzadeh, Activity-driven clock design for low power circuits, Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design, p.62-65, November 05-09, 1995, San Jose, California, United States
|
| |
72
|
Sonya Gary , Pete Ippolito , Gianfranco Gerosa , Carl Dietz , Jim Eno , Hector Sanchez, PowerPC 603, A Microprocessor for Portable Computers, IEEE Design & Test, v.11 n.4, p.14-23, October 1994
[doi> 10.1109/54.329447]
|
| |
73
|
|
| |
74
|
|
| |
75
|
Michael K. Gowan , Larry L. Biro , Daniel B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, Proceedings of the 35th annual conference on Design automation, p.726-731, June 15-19, 1998, San Francisco, California, United States
[doi> 10.1145/277044.277226]
|
| |
76
|
E. Harris et al. "Technology Directions for Portable Computers," Proceedings of the IEEE, vol. 83, no. 4, pp. 636-657, April 1996.
|
| |
77
|
Microsoft, "OnNow: the Evolution of the PC Platform'', 1997.
|
| |
78
|
intel, Microsoft and Toshiba, "Advanced Configuration and Power interface Specification", 1996.
|
| |
79
|
P. Krishnan, P. Long and J. Vitter, "Adaptive Disk Spindown Via Optimal Rent-to-buy in Probabilistic Environments," International Conference on Machine Learning, pp. 322-330, July 1995.
|
| |
80
|
|
| |
81
|
|
| |
82
|
R Golding, P. Bosh and J. Wilkes, "Idleness is not Sloth" HP Laboratories Technical Report HPL-96-140, 1996.
|
| |
83
|
|
| |
84
|
|
| |
85
|
|
| |
86
|
Eui-Young Chung , Luca Benini , Alessandro Bogiolo , Giovanni De Micheli, Dynamic power management for non-stationary service requests, Proceedings of the conference on Design, automation and test in Europe, p.18-es, January 1999, Munich, Germany
[doi> 10.1145/307418.307456]
|
| |
87
|
L. Benini, A. Bogliolo, G. Paleologo and G. De Micheli, "Policy Optimization for Dynamic Power Management,'' IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, no. 6, pp. 813-833, June 1999.
|
| |
88
|
|
| |
89
|
|
| |
90
|
|
| |
91
|
|
| |
92
|
|
| |
93
|
Yukihiro Yoshida , Bao-Yu Song , Hiroyuki Okuhata , Takao Onoye , Isao Shirakawa, An object code compression approach to embedded processors, Proceedings of the 1997 international symposium on Low power electronics and design, p.265-268, August 18-20, 1997, Monterey, California, United States
[doi> 10.1145/263272.263349]
|
| |
94
|
|
| |
95
|
|
| |
96
|
L. Benini , G. De Micheli , E. Macii , D. Sciuto , C. Silvano, Address bus encoding techniques for system-level power optimization, Proceedings of the conference on Design, automation and test in Europe, p.861-867, February 23-26, 1998, Le Palais des Congrés de Paris, France
|
| |
97
|
S. Ramprasad, N. Shanbhag, I. Hajj, "Signal Coding for Low Power: Fundamental Limits and Practical Realizations,'' International Symposium on Circuits and Systems, vol. 2, pp. 1-4, May 1998.
|
| |
98
|
|
| |
99
|
|
| |
100
|
L. Benini , A. Macii , E. Macii , M. Poncino , R. Scarsi, Synthesis of low-overhead interfaces for power-efficient communication over wide buses, Proceedings of the 36th ACM/IEEE conference on Design automation, p.128-133, June 21-25, 1999, New Orleans, Louisiana, United States
[doi> 10.1145/309847.309898]
|
| |
101
|
F. Catthoor, F. Franssen, S. Wuytack, L. Nachtergaele, H. De Man, "Global communication and Memory Optimizing Transformations for Low Power Systems,'' International Workshop on Low Power Design, pp. 203-208, Oct. 1994.
|
| |
102
|
|
| |
103
|
|
| |
104
|
H. Tomiyama , T. Ishihara , A. Inoue , H. Yasuura, Instruction scheduling for power reduction in processor-based system design, Proceedings of the conference on Design, automation and test in Europe, p.855-860, February 23-26, 1998, Le Palais des Congrés de Paris, France
|
| |
105
|
|
| |
106
|
E. Vittoz, "Low Power Microelectronics: Ways to Approach the Limits," International Solid-State Circuits Conference, pp. 14-18, Jan. 1994.
|
| |
107
|
|
| |
108
|
|
CITED BY 13
|
|
|
|
|
Marcello Lajolo , Anand Raghunathan , Sujit Dey, Efficient power co-estimation techniques for system-on-chip design, Proceedings of the conference on Design, automation and test in Europe, p.27-34, March 27-30, 2000, Paris, France
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Kathleen Baynes , Chris Collins , Eric Fiterman , Brinda Ganesh , Paul Kohout , Christine Smit , Tiebing Zhang , Bruce Jacob, The performance and energy consumption of three embedded real-time operating systems, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
|
|
|
Paul Lukowicz , Urs Anliker , Gerhard Tröster , Steven J. Schwartz , Richard W. DeVaul, The WearARM Modular, Low-Power Computing Core, IEEE Micro, v.21 n.3, p.16-28, May 2001
|
|
|
Kathleen Baynes , Chris Collins , Eric Fiterman , Brinda Ganesh , Paul Kohout , Christine Smit , Tiebing Zhang , Bruce Jacob, The Performance and Energy Consumption of Embedded Real-Time Operating Systems, IEEE Transactions on Computers, v.52 n.11, p.1454-1469, November 2003
|
|
|
|
|
|
|
|
|
|
|
Adobe Acrobat
QuickTime
Windows Media Player
Real Player
Pdf
J.2