Way-predicting set-associative cache for high performance and low energy consumption

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Way-predicting set-associative cache for high performance and low energy consumption

Full text

Pdf (375 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1999 international symposium on Low power electronics and design table of contents

San Diego, California, United States

Pages: 273 - 275

Year of Publication: 1999

ISBN:1-58113-133-X

Authors

Koji Inoue	Department of Computer Science and Communication Engineering Kyushu University, 6-1 Kasuga-Koen, Kasuga, Fukuoka 816-8580 JAPAN
Tohru Ishihara	Department of Computer Science and Communication Engineering Kyushu University, 6-1 Kasuga-Koen, Kasuga, Fukuoka 816-8580 JAPAN
Kazuaki Murakami	Department of Computer Science and Communication Engineering Kyushu University, 6-1 Kasuga-Koen, Kasuga, Fukuoka 816-8580 JAPAN

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 20, Downloads (12 Months): 67, Citation Count: 57

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/313817.313948 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	B. Calder , D. Grunwald , J. Emer, Predictive sequential associative cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.244, February 03-07, 1996
	2	J. H. Chang , H. Chao , K. So, Cache design of a sub-micron CMOS system/370, Proceedings of the 14th annual international symposium on Computer architecture, p.208-213, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30374]
	3	Ghose, K., and Kemble, M. B, "Energy Efficient Cache Organizations for Superscalar Processors," Power-Driven Microarchitecture Workshop In Conjunction With ISCA98 in Barcelona, http://www.cs.colorado.ed u/ grunwald/LowPowerWorkshop/, June 1998.
	4	Nikolaos Bellas Ibrahim Hajj , George Stamoulis , N. Bellas , C. Polychronopoulos, Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors, Proceedings of the 1998 international symposium on Low power electronics and design, p.70-75, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280788]
	5	Atsushi Hasegawa , Ikuya Kawasaki , Kouji Yamada , Shinichi Yoshioka , Shumpei Kawasaki , Prasenjit Biswas, SH3: High Code Density, Low Power, IEEE Micro, v.15 n.6, p.11-19, December 1995 [doi>10.1109/40.476254]
	6	R. E. Kessler , R. Jooss , A. Lebeck , M. D. Hill, Inexpensive implementations of set-associativity, Proceedings of the 16th annual international symposium on Computer architecture, p.131-139, April 1989, Jerusalem, Israel
	7	Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	8	Uming Ko , Poras T. Balsara , Ashwini K. Nanda, Energy optimization of multi-level processor cache architectures, Proceedings of the 1995 international symposium on Low power design, p.45-49, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224090]
	9	Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224093]
	10	Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996 [doi>10.1109/40.491460]

CITED BY 57

	Vasily G. Moshnyaga, Reducing cache engery through dual voltage supply, Proceedings of the 2001 conference on Asia South Pacific design automation, p.302-305, January 2001, Yokohama, Japan
	Soontae Kim , N. Vijaykrishnan , Mahmut Kandemir , Anand Sivasubramaniam , Mary Jane Irwin, Partitioned instruction cache architecture for energy efficiency, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.163-185, May 2003
	Yen-Jen Chang , Shanq-Jang Ruan , Feipei Lai, Sentry tag: an efficient filter scheme for low power cache, Australian Computer Science Communications, v.24 n.3, p.135-140, January-February 2002
	N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, ACM SIGARCH Computer Architecture News, v.28 n.2, p.95-106, May 2000
	Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy
	Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, L1 data cache decomposition for energy efficiency, Proceedings of the 2001 international symposium on Low power electronics and design, p.10-15, August 2001, Huntington Beach, California, United States
	S. Kim , N. Vijaykrishnan , M. Kandemir , A. Sivasubramaniam , M. J. Irwin , E. Geethanjali, Power-aware partitioned cache architectures, Proceedings of the 2001 international symposium on Low power electronics and design, p.64-67, August 2001, Huntington Beach, California, United States
	Peter Petrov , Alex Orailoglu, Energy frugal tags in reprogrammable I-caches for application-specific embedded processors, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado
	I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Generating physical addresses directly for saving instruction TLB energy, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Dan Nicolaescu , Alex Veidenbaum , Alex Nicolau, Reducing data cache energy consumption via cached load/store queue, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Chuanjun Zhang , Frank Vahid , Roman Lysecky, A self-tuning cache architecture for embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.2, p.407-425, May 2004
	Yen-Jen Chang , Shanq-Jang Ruan , Feipei Lai, Design and analysis of low-power cache using two-level filter scheme, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.568-580, August 2003
	Ben Juurlink , Pepijn de Langen, Dynamic techniques to reduce memory traffic in embedded systems, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
	Park Jung-Wook , Kim Cheong-Ghil , Lee Jung-Hoon , Kim Shin-Dug, An energy efficient cache memory architecture for embedded systems, Proceedings of the 2004 ACM symposium on Applied computing, March 14-17, 2004, Nicosia, Cyprus
	S. Kim , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Energy-efficient instruction cache using page-based placement, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Peter Petrov , Alex Orailoglu, Application-Specific Instruction Memory Customizations for Power-Efficient Embedded Processors, IEEE Design & Test, v.20 n.1, p.18-25, January 2003
	Soontae Kim , N. Vijaykrishnan , M. J. Irwin , L. K. John, On load latency in low-power caches, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	N. Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin , Hyun Suk Kim , Wu Ye , David Duarte, Evaluating Integrated Hardware-Software Optimizations Using a Unified Energy Estimation Framework, IEEE Transactions on Computers, v.52 n.1, p.59-76, January 2003
	Rui Min , Wen-Ben Jone , Yiming Hu, Location cache: a low-power L2 cache system, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Akihito Sakanaka , Seiichirou Fujii , Toshinori Sato, A leakage-energy-reduction technique for highly-associative caches in embedded systems, ACM SIGARCH Computer Architecture News, v.32 n.3, p.50-54, June 2004
	Antonio Carlos S. Beck , Luigi Carro, A VLIW low power Java processor for embedded applications, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil
	Koji Inoue, Energy-security tradeoff in a secure cache architecture against buffer overflow attacks, ACM SIGARCH Computer Architecture News, v.33 n.1, March 2005
	Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Coupling compiler-enabled and conventional memory accessing for energy efficiency, ACM Transactions on Computer Systems (TOCS), v.22 n.2, p.180-213, May 2004
	Glenn Reinman , Brad Calder, Using a serial cache for energy efficient instruction fetching, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.11, p.675-685, November 2004
	Michael Zhang , Krste Asanović, Fine-grain CAM-tag cache resizing using miss tags, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	I. Kadayif , A. Sivasubramaniam , M. Kandemir , G. Kandiraju , G. Chen, Optimizing instruction TLB energy using software and hardware techniques, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.229-257, April 2005
	Zhichun Zhu , Xiaodong Zhang, Access-Mode Predictions for Low-Power Cache Design, IEEE Micro, v.22 n.2, p.58-71, March 2002
	Jaume Abella , Antonio González , Xavier Vera , Michael F. P. O'Boyle, IATAC: a smart predictor to turn-off L2 cache lines, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.55-77, March 2005
	Yen-Jen Chang , Feipei Lai, Dynamic Zero-Sensitivity Scheme for Low-Power Cache Memories, IEEE Micro, v.25 n.4, p.20-32, July 2005
	Chuanjun Zhang , Frank Vahid , Jun Yang , Walid Najjar, A way-halting cache for low-energy high-performance systems, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.1, p.34-54, March 2005
	Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005
	Chinnakrishnan S. Ballapuram , Hsien-Hsin S. Lee , Milos Prvulovic, Synonymous address compaction for energy reduction in data TLB, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003
	Michael D. Powell , Amit Agarwal , T. N. Vijaykumar , Babak Falsafi , Kaushik Roy, Reducing set-associative cache energy via way-prediction and selective direct-mapping, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
	Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency, ACM SIGOPS Operating Systems Review, v.36 n.5, December 2002
	Aristides Efthymiou , Jim D. Garside, An adaptive serial-parallel CAM architecture for low-power cache blocks, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Ning An , Sudhanva Gurumurthi , Anand Sivasubramaniam , Narayanan Vijaykrishnan , Mahmut Kandemir , Mary Jane Irwin, Energy-performance trade-offs for spatial access methods on memory-resident data, The VLDB Journal — The International Journal on Very Large Data Bases, v.11 n.3, p.179-197, November 2002
	Dong Hyuk Woo , Mrinmoy Ghosh , Emre Özer , Stuart Biles , Hsien-Hsin S. Lee, Reducing energy of virtual cache synonym lookup using bloom filters, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
	Jaume Abella , Antonio González, Heterogeneous way-size cache, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Kyle Rupnow , Arun Rodrigues , Keith Underwood , Katherine Compton, Scientific applications vs. SPEC-FP: a comparison of program behavior, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia
	Ozcan Ozturk , Mahmut Kandemir, ILP-Based energy minimization techniques for banked memories, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-40, July 2008
	Soontae Kim , Narayanan Vijaykrishnan , Mary J. Irwin, Reducing non-deterministic loads in low-power caches via early cache set resolution, Microprocessors & Microsystems, v.31 n.5, p.293-301, August, 2007
	Rajiv Ravindran , Michael Chu , Scott Mahlke, Compiler-managed partitioned data caches for low power, ACM SIGPLAN Notices, v.42 n.7, July 2007
	Peter Petrov , Alex Orailoglu, Dynamic tag reduction for low-power caches in embedded systems with virtual memory, International Journal of Parallel Programming, v.35 n.2, p.157-177, April 2007
	P. Foglia , D. Mangano , C. A. Prete, A cache design for high performance embedded systems, Journal of Embedded Computing, v.1 n.4, p.587-597, December 2005
	Dan Nicolaescu , Alex Veidenbaum , Alex Nicolau, Reducing Power Consumption for High-Associativity Data Caches in Embedded Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.11064, March 03-07, 2003
	Tohru Ishihara , Farzan Fallah, A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors, Proceedings of the conference on Design, Automation and Test in Europe, p.358-363, March 07-11, 2005
	Se-Hyun Yang , Babak Falsafi, Near-Optimal Precharging in High-Performance Nanoscale CMOS Caches, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.67, December 03-05, 2003
	Yen-Jen Chang , Chia-Lin Yang , Feipei Lai, Value-Conscious Cache: Simple Technique for Reducing Cache Access Power, Proceedings of the conference on Design, automation and test in Europe, p.10016, February 16-20, 2004
	Chuanjun Zhang , Jun Yang , Frank Vahid, Low Static-Power Frequent-Value Data Caches, Proceedings of the conference on Design, automation and test in Europe, p.10214, February 16-20, 2004
	Mingming Zhang , Xiaotao Chang , Ge Zhang, Reducing cache energy consumption by tag encoding in embedded processors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
	Juan L. Aragón , Alexander V. Veidenbaum, Optimizing CAM-based instruction cache designs for low-power embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.12, p.1155-1163, December, 2008
	Timothy M. Jones , Sandro Bartolini , Bruno De Bus , John Cavazos , Michael F. P. O'Boyle, Instruction cache energy saving through compiler way-placement, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
	T. Venkata Kalyan , Madhu Mutyam, Word-interleaved cache: an energy efficient data cache architecture, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India
	Lingxiang Xiang , Tianzhou Chen , Qingsong Shi , Wei Hu, Less reused filter: improving l2 cache performance via filtering less reused lines, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA
	Ronald G. Dreslinski , Gregory K. Chen , Trevor Mudge , David Blaauw , Dennis Sylvester , Krisztian Flautner, Reconfigurable energy efficient near threshold cache architectures, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.459-470, November 08-12, 2008
	Zhenghong Wang , Ruby B. Lee, A novel cache architecture with enhanced performance and security, Proceedings of the 2008 41st IEEE/ACM International Symposium on Microarchitecture, p.83-93, November 08-12, 2008