Selective instruction compression for memory energy reduction in embedded systems

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	E. Macii, M. Pedr&m, F. Somenli, "High-Level Power Modeling, Estimation, and Optimization," IEEE TCAD, Vol. 17, No. I1, pp. 1061-10?9, Nov. 1998.
	2	Ching-Long Su , Chi-Ying Tsui , Alvin M. Despain, Saving Power in the Control Path of Embedded Processors, IEEE Design & Test, v.11 n.4, p.24-30, October 1994 [doi>10.1109/54.329448]
	3	Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995 [doi>10.1109/92.365453]
	4	Luca Benini , Giovanni de Micheli , Enrico Macii , Donatella Sciuto , Cristina Silvano, Asymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems, Proceedings of the 7th Great Lakes Symposium on VLSI, p.77, March 13-15, 1997
	5	Luca Benini , Giovanni De Mecheli , Enrico Macii , Massimo Poncino , Stefano Quer, Power optimization of core-based systems by address bus encoding, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.554-562, Dec. 1998 [doi>10.1109/92.736127]
	6	Enric Musoll , Tomás Lang , Jordi Cortadella, Working-zone encoding for reducing the energy in microprocessor address buses, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.568-572, Dec. 1998 [doi>10.1109/92.736129]
	7	L. Benini , A. Macii , E. Macii , M. Poncino , R. Scarsi, Synthesis of low-overhead interfaces for power-efficient communication over wide buses, Proceedings of the 36th ACM/IEEE conference on Design automation, p.128-133, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309898]
	8	S. Wuytack, F. Catthoor, L. Nachtergaele, H. De Man, "Global Communication and Memory Optimizing Transformations for Low Power Design," IWLPD-94 pp. 203-208, Apr. 1994.
	9	Preeti R. Panda , Nikil D. Dutt, Reducing Address Bus Transitions for Low Power Memory Mapping, Proceedings of the 1996 European conference on Design and Test, p.63, March 11-14, 1996
	10	P. Panda , N. Dutt, Low-power mapping of behavioral arrays to multiple memories, Proceedings of the 1996 international symposium on Low power electronics and design, p.289-292, August 12-14, 1996, Monterey, California, United States
	11	Sven Wuytack , Jean-Philippe Diguet , Francky V. M. Catthoor , Hugo J. De Man, Formalized methodology for data reuse exploration for low-power hierarchical memory mappings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.4, p.529-537, Dec. 1998 [doi>10.1109/92.736124]
	12	Simon Segars , Keith Clarke , Liam Goudge, Embedded Control Problems, Thumb, and the ARM7TDMI, IEEE Micro, v.15 n.5, p.22-30, October 1995 [doi>10.1109/40.464580]
	13	Yukihiro Yoshida , Bao-Yu Song , Hiroyuki Okuhata , Takao Onoye , Isao Shirakawa, An object code compression approach to embedded processors, Proceedings of the 1997 international symposium on Low power electronics and design, p.265-268, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263349]
	14	S. Y. Liao, S. Devadas, K. Keutzer, "Code Density Optimization for Embedded DSP Processors Using Data Compression Techniques," IEEE TCAD, Vol. 17, No. 7, pp. 601-608, Jul. 1996.
	15	Haris Lekatsas , Wayne Wolf, Code compression for embedded systems, Proceedings of the 35th annual conference on Design automation, p.516-521, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277185]
	16	Luca Benini , Giovanni de Micheli , Alberto Macii , Enrico Macii , Massimo Poncino, Reducing Power Consumption of Dedicated Processors Through Instruction Set Encoding, Proceedings of the Great Lakes Symposium on VLSI '98, p.8, February 19-24, 1998
	17	John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
	18	Mississippi State University, Micro-Systems Prototyplng Lab., "The DLX Processor Core," http://WWW.ERC.MsState.Edu/mpl, 1998.