Technology and design challenges for low power and high performance

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Technology and design challenges for low power and high performance

Full text

Pdf (669 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1999 international symposium on Low power electronics and design table of contents

San Diego, California, United States

Pages: 163 - 168

Year of Publication: 1999

ISBN:1-58113-133-X

Authors

Vivek De	Intel Corporation, MicroComputer Research Labs, Hillsboro, OR
Shekhar Borkar	Intel Corporation, MicroComputer Research Labs, Hillsboro, OR

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 26, Downloads (12 Months): 203, Citation Count: 42

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/313817.313908 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Web sites: Intel Corp*, Digital Equipment Corp (Compaq), IBM.
	2	Microprocessor Reports (MDR).
	3	Gonzalez et al, IEEE Journal of Solid State Circuits, Aug 97.
	4	M. Bohr et al, IEDM 96.
	5	C. Wann et. al., IEEE Trans. Electron Dev, Oct 96.
	6	S. Thompson et. al., 1998 Symp. VLSI Tech, Jun 98

CITED BY 43

	Seongmoo Heo , Kenneth Barr , Mark Hampton , Krste Asanović, Dynamic fine-grain leakage reduction using leakage-biased bitlines, ACM SIGARCH Computer Architecture News, v.30 n.2, May 2002
	Farshad Moradi , Hamid Mahmoodi , Ali Peiravi, A high speed and leakage-tolerant domino logic for high fan-in gates, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Faith Hamzaoglu , Yibin Ye , Ali Keshavarzi , Kevin Zhang , Siva Narendra , Shekhar Borkar , Mircea Stan , Vivek De, Analysis of dual-V_t SRAM cells with full-swing single-ended bit line sensing for on-chip cache, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.91-95, April 2002
	J. Adam Butts , Gurindar S. Sohi, A static power model for architects, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.191-201, December 2000, Monterey, California, United States
	Eugene Shih , Seong-Hwan Cho , Nathan Ickes , Rex Min , Amit Sinha , Alice Wang , Anantha Chandrakasan, Physical layer driven protocol and algorithm design for energy-efficient wireless sensor networks, Proceedings of the 7th annual international conference on Mobile computing and networking, p.272-287, July 2001, Rome, Italy
	Siva Narendra , Vivek De , Shekhar Borkar , Dimitri Antoniadis , Anantha Chandrakasan, Full-chip sub-threshold leakage power prediction model for sub-0.18 μm CMOS, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Navid Azizi , Andreas Moshovos , Farid N. Najm, Low-leakage asymmetric-cell SRAM, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Siva Narendra , Vivek De , Dimitri Antoniadis , Anantha Chandrakasan , Shekhar Borkar, Scaling of stack effect and its application for leakage reduction, Proceedings of the 2001 international symposium on Low power electronics and design, p.195-200, August 2001, Huntington Beach, California, United States
	Chulwoo Kim , Ki-Wook Kim , Sung-Mo Kang, Energy-efficient skewed static logic with dual Vt: design and synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.1, p.64-70, February 2003
	Saibal Mukhopadhyay , Kaushik Roy, Modeling and estimation of total leakage current in nano-scaled CMOS devices considering the effect of parameter variation, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
	Imad A. Ferzli , Farid N. Najm, Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Rex Min , Anantha Chandrakasan, Energy-efficient communication for high density networks, Ambient intelligence: impact on embedded system design, Kluwer Academic Publishers, Norwell, MA, 2003
	Ali Keshavarzi , Kaushik Roy , Charles F. Hawkins , Vivek De, Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.863-870, October 2003
	Anirban Basu , Sheng-Chih Lin , Vineet Wason , Amit Mehrotra , Kaustav Banerjee, Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Seongmoo Heo , Krste AsanoviC, Power-optimal pipelining in deep submicron technology, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA
	Siva G. Narendra, Challenges and design choices in nanoscale CMOS, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.1, p.7-49, April 2005
	Walid Elgharbawy , Pradeep Golconda , Magdy Bayoumi, Noise-tolerant high fan-in dynamic CMOS circuit design, Proceedings of the 15th ACM Great Lakes symposium on VLSI, April 17-19, 2005, Chicago, Illinois, USA
	Yi-Ping You , Chingren Lee , Jenq Kuen Lee, Compilers for leakage power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.147-164, January 2006
	Kaustav Banerjee , Sheng-Chih Lin , Navin Srivastava, Electrothermal engineering in the nanometer era: from devices and interconnects to circuits and systems, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Vasanth Venkatachalam , Michael Franz, Power reduction techniques for microprocessor systems, ACM Computing Surveys (CSUR), v.37 n.3, p.195-237, September 2005
	Ja Chun Ku , Yehea Ismail, Area optimization for leakage reduction and thermal stability in nanometer scale technologies, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Aseem Gupta , Nikil Dutt , Fadi Kurdahi , Kamal Khouri , Magdy Abadir, Floorplan driven leakage power aware IP-based SoC design space exploration, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Rouwaida Kanj , Rajiv Joshi , Sani Nassif, Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA
	Arijit Raychowdhury , Kaushik Roy, Nanometer scale technologies: device considerations, Nano, quantum and molecular computing: implications to high level design and validation, Kluwer Academic Publishers, Norwell, MA, 2004
	Ian Kuon , Jonathan Rose, Measuring the gap between FPGAs and ASICs, Proceedings of the internation symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA
	Byonghyo Shim , Naresh R. Shanbhag, Energy-efficient soft error-tolerant digital signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.4, p.336-348, April 2006
	Keith Bowman , James Tschanz , Muhammad Khellah , Maged Ghoneima , Yehea Ismail , Vivek De, Time-borrowing multi-cycle on-chip interconnects for delay variation tolerance, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
	Victor Navarro-Botello , Juan A. Montiel-Nelson , Saeid Nooshabadi, High performance low power CMOS dynamic logic for arithmetic circuits, Microelectronics Journal, v.38 n.4-5, p.482-488, April, 2007
	Kambiz Rahimi, Minimizing peak power in synchronous logic circuits, Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
	Sheng-Chih Lin , Kaustav Banerjee, An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Ja Chun Ku , Serkan Ozdemir , Gokhan Memik , Yehea Ismail, Thermal management of on-chip caches through power density minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.5, p.592-604, May 2007
	Kanak Agarwal , Rahul Rao , Dennis Sylvester , Richard Brown, Parametric yield analysis and optimization in leakage dominated technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.613-623, June 2007
	Ja Chun Ku , Serkan Ozdemir , Gokhan Memik , Yehea Ismail, Thermal Management of On-Chip Caches Through Power Density Minimization, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.283-293, November 12-16, 2005, Barcelona, Spain
	Imad A. Ferzli , Farid N. Najm, Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.770, November 09-13, 2003
	T. N. Vijaykumar , Zeshan Chishti, Wire Delay is Not a Problem for SMT (In the Near Future), ACM SIGARCH Computer Architecture News, v.32 n.2, p.40, March 2004
	Hamed F. Dadgour , Kaustav Banerjee, Design and analysis of hybrid NEMS-CMOS circuits for ultra low-power applications, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Ning Mi , Sheldon X.-D. Tan , Pu Liu , Jian Cui , Yici Cai , Xianlong Hong, Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
	Ashesh Rastogi , Kunal P. Ganeshpure , Alodeep Sanyal , Sandip Kundu, On Composite Leakage Current Maximization, Journal of Electronic Testing: Theory and Applications, v.24 n.4, p.405-420, August 2008
	Ruijing Shen , Ning Mi , Sheldon X.-D. Tan , Yici Cai , Xianlong Hong, Statistical modeling and analysis of chip-level leakage power by spectral stochastic method, Proceedings of the 2009 Conference on Asia and South Pacific Design Automation, January 19-22, 2009, Yokohama, Japan
	Kambiz Rahimi , Chris Diorio, Design and application of adaptive delay sequential elements, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.12, p.1354-1367, December 2006
	Hamed Dadgour , Vivek De , Kaustav Banerjee, Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
	Nicholas Allec , Zyad Hassan , Li Shang , Robert P. Dick , Ronggui Yang, ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
	Zyad Hassan , Nicholas Allec , Li Shang , Robert P. Dick , Vishak Venkatraman , Ronggui Yang, Multiscale thermal analysis for nanometer-scale integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.6, p.860-873, June 2009