Clock distribution using multiple voltages

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Clock distribution using multiple voltages

Full text

Pdf (813 KB)

Source

International Symposium on Low Power Electronics and Design archive
Proceedings of the 1999 international symposium on Low power electronics and design table of contents

San Diego, California, United States

Pages: 145 - 150

Year of Publication: 1999

ISBN:1-58113-133-X

Authors

Jatuchai Pangjun	Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN
Sachin S. Sapatnekar	Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN

Sponsors

IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 12, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/313817.313902 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	K.D. Boese and A. B. Kahng, "Zero-skew clock routing trees with minimum wire length," in Proceedings of the IEEE International Conference on ASIC, pp. 1.1. t-1.1.5, 1992.
	2	T.-H. Chao , J.-M. Ho , Y.-C. Hsu, Zero skew clock net routing, Proceedings of the 29th ACM/IEEE conference on Design automation, p.518-523, June 08-12, 1992, Anaheim, California, United States
	3	Masato Edahiro, A clustering-based optimization algorithm in zero-skew routings, Proceedings of the 30th international conference on Design automation, p.612-616, June 14-18, 1993, Dallas, Texas, United States [doi>10.1145/157485.165066]
	4	Masato Edahiro, An efficient zero-skew routing algorithm, Proceedings of the 31st annual conference on Design automation, p.375-380, June 06-10, 1994, San Diego, California, United States [doi>10.1145/196244.196426]
	5	Michael A. B. Jackson , Arvind Srinivasan , E. S. Kuh, Clock routing for high-performance ICs, Proceedings of the 27th ACM/IEEE conference on Design automation, p.573-579, June 24-27, 1990, Orlando, Florida, United States [doi>10.1145/123186.123406]
	6	Andrew Kahng , Jason Cong , Gabriel Robins, High-performance clock routing based on recursive geometric matching, Proceedings of the 28th conference on ACM/IEEE design automation, p.322-327, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127688]
	7	Gustavo E. Téllez , Majid Sarrafzadeh, Clock period constrained minimal buffer insertion in clock trees, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.219-223, November 06-10, 1994, San Jose, California, United States
	8	R. S. Tsay, "Exact zero skew clock net routing," IEEE Transactions on Computer-Aided Design, vol. 12, pp. 242-249, Feb. 1993.
	9	Chung-Wen Tsao , Andrew B. Kahng, Vlsi clock net routing, 1996
	10	Mutsunori Igarashi , Kimiyoshi Usami , Kazutaka Nogami , Fumihiro Minami , Yukio Kawasaki , Takahiro Aoki , Midori Takano , Chiharo Mizuno , Takashi Ishikawa , Masahiro Kanazawa , Shinji Sonoda , Makoto Ichida , Naoyuki Hatanaka, A low-power design method using multiple supply voltages, Proceedings of the 1997 international symposium on Low power electronics and design, p.36-41, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263279]
	11	Semiconductor Industry Association, National Technology Roadmap for Semiconductors. 1997.
	12	L.P.P.P. van Ginneken, "Buffer placement in distributed RC- tree networks for minimal Elmore delay," in Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 865-868, 1990.
	13	Ashok Vittal , Malgorzata Marek-Sadowska, Power optimal buffered clock tree design, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.497-502, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217577]
	14	Kimiyoshi Usami , Mark Horowitz, Clustered voltage scaling technique for low-power design, Proceedings of the 1995 international symposium on Low power design, p.3-8, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224083]
	15	Hui Zhang , Jan Rabaey, Low-swing interconnect interface circuits, Proceedings of the 1998 international symposium on Low power electronics and design, p.161-166, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280876]
	16	H. I. Hanafi, R. H. Dennard, and C. L. Chen, "Design and characterization of a CMOS off-chip driver/receiver with reduced power-supply disturbance," IEEE Journal of Solid- State Circuits, vol. 27, pp. 783-790, May 1992.
	17	M. Bazes, "Two novel fully complementary self-biased CMOS differential amplifiers," IEEE Journal of Solid-State Circuits, vol. 26, pp. 165-168, Feb. 1991.
	18	J. Cong, "Challenges and opportunities for design innovations in nanometer technologies," tech. rep., Semiconductor Research Corporation, Research Triangle Park, NC, 1997.

CITED BY 4

	Monica Donno , Alessandro Ivaldi , Luca Benini , Enrico Macii, Clock-tree power optimization based on RTL clock-gating, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	Amit Singh , Arindam Mukherjee , Luca Macchiarulo , Malgorzata Marek-Sadowska, PITIA: an FPGA for throughput-intensive applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.354-363, June 2003
	Yongseok Cheon , Pei-Hsin Ho , Andrew B. Kahng , Sherief Reda , Qinke Wang, Power-aware placement, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Monica Donno , Enrico Macii , Luca Mazzoni, Power-aware clock tree planning, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA