MAELSTROM

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback
Take a look at the new version of this page: [ beta version ]. Tell us what you think.

MAELSTROM: efficient simulation-based synthesis for custom analog cells

Full text

Pdf (129 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 36th annual ACM/IEEE Design Automation Conference table of contents

New Orleans, Louisiana, United States

Pages: 945 - 950

Year of Publication: 1999

ISBN:1-58133-109-7

Authors

Michael Krasnicki	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania
Rodney Phelps	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania
Rob A. Rutenbar	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania
L. Richard Carley	Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, Pennsylvania

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 22, Citation Count: 25

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/309847.310104 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	E. Ochotta, R.A. Rutenbar, L.R. Carley, "Synthesis of High-Performance Analog Circuits and ASTRX/OBLX," IEEE Trans. CAD, vol. 15, no. 3, March 1996.
	2	Kenneth S. Kundert , Paul Gray, The Designer's Guide to Spice and Spectre, Kluwer Academic Publishers, Norwell, MA, 1995
	3	Emil S. Ochotta , Tamal Mukherjee , Robert A. Rutenbar , L. Richard Carley, Practical synthesis of high-performance analog circuits, Kluwer Academic Publishers, Norwell, MA, 1999
	4	M. Degrauwe et al., "Towards an analog system design environment," IEEE JSSC, vol. sc-24, no. 3, June 1989.
	5	H.Y. Koh, C.H. Sequin, and ER. Gray, "OPASYN: a compiler for MOS operational amplifiers," IEEE Trans. CAD, vol. 9, no. 2, Feb. 1990.
	6	G. Gielen, et al., "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE JSSC, vol. 25, June 1990.
	7	Francky Leyn , Walter Daems , Georges Gielen , Willy Sansen, A behavioral signal path modeling methodology for qualitative insight in and efficient sizing of CMOS opamps, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.374-381, November 09-13, 1997, San Jose, California, United States
	8	E C. Maulik, L. R. Carley, and R. A. Rutenbar, "Integer Programming Based Topology Selection of Cell Level Analog Circuits," IEEE Trans. CAD, vol. 14, no. 4, April 1995.
	9	Wim Kruiskamp , Domine Leenaerts, DARWIN: CMOS opamp synthesis by means of a genetic algorithm, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.433-438, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217566]
	10	R. Harjani, R.A. Rutenbar and L.R. Carley, "OASYS: a framework for analog circuit synthesis," IEEE Trans. CAD, vol. 8, no. 12, Dec. 1989.
	11	B.J. Sheu, et al., "A Knowledge-Based Approach to Analog IC Design," IEEE Trans. Circuits and Systems, CAS-35(2):256-258, 1988.
	12	E. Berkcan , M. d'Abreu , W. Laughton, Analog compilation based on successive decompositions, Proceedings of the 25th ACM/IEEE conference on Design automation, p.369-375, June 12-15, 1988, Atlantic City, New Jersey, United States
	13	J. E Harvey, et al., "STAIC: An Interactive Framework for Synthesizing CMOS and BiCMOS Analog Circuits," IEEE Trans. CAD, Nov. 1992.
	14	C. Makris and C. Toumazou, "Analog IC Design Automation Part II-- Automated Circuit Correction by Qualitative Reasoning," IEEE Trans. CAD, vol. 14, no. 2, Feb. 1995.
	15	A. Torralba, J. Chavez and L. Franquelo, "FASY: A Fuzzy-Logic Based Tool for Analog Synthesis," IEEE Trans. CAD, vol. 15, no. 7, July 996.
	16	G. Gielen, E Wambacq, and W. Sansen, "Symbolic ANalysis Methods and Applications for Analog Circuits: A Tutorial Overview, "Proc. IEEE, vol. 82, no. 2, Feb., 1990.
	17	C.-J. Richard Shi , Xiangdong Tan, Symbolic analysis of large analog circuits with determinant decision diagrams, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.366-373, November 09-13, 1997, San Jose, California, United States
	18	Q. Yu and C. Sechen, "A Unified Approach to the Approximate Symbolic Analysis of Large Analog Integrated Circuits," IEEE Trans. Circuits and Sys., vol. 43, no. 8, August 1996.
	19	F. Medeiro , F. V. Fernández , R. Domínguez-Castro , A. Rodríguez-Vázquez, A statistical optimization-based approach for automated sizing of analog cells, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.594-597, November 06-10, 1994, San Jose, California, United States
	20	S. Kirkpatrick, C.D. Gelatt, M.E Vecchi, "Optimization by simulated annealing," Science, vol. 220, no. 4598, 13 May 183.
	21	L. T. Pillage and R.A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis," IEEE Trans. CAD, vol. 9. no. 4, April 1990.
	22	W. Nye, et al., "DELIGHT.SPICE: an optimization-based system for the design of integrated circuits," IEEE Trans. CAD, vol. 7, April 1988.
	23	M. Krasnicki, "Generalized Analog Circuit Synthesis," M.S. Thesis, Dept. of ECE, Carnegie Mellon, Dec. 1997.
	24	K. Nakamura and L.R. Carley, "A current-based positive-feedback technique for efficient cascode bootstrapping," Proc. VLSI Circuits Symposium, June 1991.
	25	John H. Holland, Adaptation in natural and artificial systems, MIT Press, Cambridge, MA, 1992
	26	Samir W. Mahfoud , David E. Goldberg, Parallel recombinative simulated annealing: a genetic algorithm, Parallel Computing, v.21 n.1, p.1-28, Jan. 1995 [doi>10.1016/0167-8191(94)00071-H]
	27	Al Geist , Adam Beguelin , Jack Dongarra , Weicheng Jiang , Robert Manchek , Vaidy Sunderam, PVM: Parallel virtual machine: a users' guide and tutorial for networked parallel computing, MIT Press, Cambridge, MA, 1995
	28	Tamal Mukherjee , L. R. Carley , R. A. Rutenbar, Synthesis of manufacturable analog circuits, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.586-593, November 06-10, 1994, San Jose, California, United States

CITED BY 25

	Rodney Phelps , Michael J. Krasnicki , Rob A. Rutenbar , L. Richard Carley , James R. Hellums, A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC, Proceedings of the 37th conference on Design automation, p.1-6, June 05-09, 2000, Los Angeles, California, United States
	Hongzhou Liu , Amit Singhee , Rob A. Rutenbar , L. Richard Carley, Remembrance of circuits past: macromodeling by data mining in large analog design spaces, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Peter Vancorenland , C. De Ranter , M. Steyaert , G. Gielen, Optimal RF design using smart evolutionary algorithms, Proceedings of the 37th conference on Design automation, p.7-10, June 05-09, 2000, Los Angeles, California, United States
	Georges G. E. Gielen , Rob A. Rutenbar, Synthesis of analog and mixed-signal integrated electronic circuits, Formal engineering design synthesis, Cambridge University Press, New York, NY, 2001
	Maria del Mar Hershenson, Design of pipeline analog-to-digital converters via geometric programming, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.317-324, November 10-14, 2002, San Jose, California
	P. Vancorenland , G. Van der Plas , M. Steyaert , G. Gielen , W. Sansen, A layout-aware synthesis methodology for RF circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Domine Leenaerts , Georges Gielen , Rob A. Rutenbar, CAD solutions and outstanding challenges for mixed-signal and RFIC design, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Michael J. Krasnicki , Rodney Phelps , James R. Hellums , Mark McClung , Rob A. Rutenbar , L. Richard Carley, ASF: a practical simulation-based methodology for the synthesis of custom analog circuits, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Alex Doboli , Nagu Dhanwada , Adrian Nunez-Aldana , Ranga Vemuri, A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.2, p.238-271, April 2004
	Gang Zhang , Aykut Dengi , Ronald A. Rohrer , Rob A. Rutenbar , L. Richard Carley, A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
	Hua Tang , Hui Zhang , Alex Doboli, Towards high-level analog and mixed-signal synthesis from VHDL-AMS specifications: a case study for a sigma-delta analog-digital converter, Languages for system specification: Selected contributions on UML, systemC, system Verilog, mixed-signal systems, and property specification from FDL'03, Kluwer Academic Publishers, Norwell, MA, 2004
	Georges Gielen , Trent McConaghy , Tom Eeckelaert, Performance space modeling for hierarchical synthesis of analog integrated circuits, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Jihyun Lee , Yong-Bin Kim, ASLIC: a low power CMOS analog circuit design automation, Integration, the VLSI Journal, v.39 n.3, p.157-181, June 2006
	Nagu Dhanwada , Alex Doboli , Adrian Nunez-Aldana , Ranga Vemuri, Hierarchical constraint transformation based on genetic optimization for analog system synthesis, Integration, the VLSI Journal, v.39 n.3, p.267-290, June 2006
	Manuel Barros , Jorge Guilherme , Nuno Horta, GA-SVM feasibility model and optimization kernel applied to analog IC design automation, Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy
	Rob A. Rutenbar, Design automation for analog: the next generation of tool challenges, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California
	Xin Li , Jiayong Le , Lawrence T. Pileggi, Statistical performance modeling and optimization, Foundations and Trends® in Electronic Design Automation, v.1 n.4, p.331-480, April 2006
	Hui Zhang , Simona Doboli , Hua Tang , Alex Doboli, Compiled code simulation of analog and mixed-signal systems using piecewise linear modeling of nonlinear parameters: A case study for ΔΣ modulator simulation, Integration, the VLSI Journal, v.40 n.3, p.193-208, April, 2007
	Lyudmila Zinchenko , Matthias Radecker , Fabio Bisogno, Multi-objective univariate marginal distribution optimisation of mixed analogue-digital signal circuits, Proceedings of the 9th annual conference on Genetic and evolutionary computation, July 07-11, 2007, London, England
	Heinz Mühlenbein , Lyudmilla Zinchenko , Victor Kureichik , Thilo Mahnig, Effective mutation rate for probabilistic evolutionary design of analogue electrical circuits, Applied Soft Computing, v.7 n.3, p.1012-1018, June, 2007
	Xin Li , P. Gopalakrishnan , Yang Xu , T. Pileggi, Robust analog/RF circuit design with projection-based posynomial modeling, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.855-862, November 07-11, 2004
	Dean Liu , Stefanos Sidiropoulos , Mark Horowitz, A Framework for Designing Reusable Analog Circuits, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.375, November 09-13, 2003
	Arpad Burmen , Janez Puhan , Tadej Tuma, Defining Cost Functions for Robust IC Design and Optimization, Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum, p.20196, March 03-07, 2003
	Ying Wei , Alex Doboli, Reconfigurable ΔΣ modulator topology design through hierarchical mapping and constraint extraction, Integration, the VLSI Journal, v.42 n.2, p.116-127, February, 2009
	Ramy Iskander , Marie-Minerve Louërat , Andreas Kaiser, Automatic DC operating point computation and design plan generation for analog IPs, Analog Integrated Circuits and Signal Processing, v.56 n.1-2, p.93-105, August 2008