LISA—machine description language for cycle-accurate models of programmable DSP architectures

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

LISA—machine description language for cycle-accurate models of programmable DSP architectures

Full text

Pdf (730 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 36th annual ACM/IEEE Design Automation Conference table of contents

New Orleans, Louisiana, United States

Pages: 933 - 938

Year of Publication: 1999

ISBN:1-58133-109-7

Authors

Stefan Pees	Integrated Signal Processing Systems, Aachen University of Technology, Aachen, Germany
Andreas Hoffmann	Integrated Signal Processing Systems, Aachen University of Technology, Aachen, Germany
Vojin Zivojnovic	AXYS Design Automation, Inc., 135 Santa Louisa, Irvine, CA
Heinrich Meyr	Integrated Signal Processing Systems, Aachen University of Technology, Aachen, Germany

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 8, Downloads (12 Months): 59, Citation Count: 35

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/309847.310101 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	V. Zivojnovi~, S. Pees, and H. Meyr, "LISA -- machine description language and generic machine model for HW/SW co-design," in Proceedings of the IEEE Workshop on VLSI Signal Processing, (San Francisco), Oct. 1996.
	2	Texas Instruments, TMS320C62x/C67x CPU and Instruction Set Reference Guide, Mar. 1998.
	3	J. Rowson, "Hardware/Software co-simulation," in Proc. of the A CM/IEEE Design Automation Conference (DA C), 1994.
	4	David G. Bradlee , Robert R. Henry , Susan J. Eggers, The Marion system for retargetable instruction scheduling, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.229-240, June 24-28, 1991, Toronto, Ontario, Canada
	5	B. Rau, "VLIW compilation driven by a machine description database," in Proc. 2nd Code Generation Workshop, Leuven, Belgium, 1996.
	6	A. Fauth , J. Van Praet , M. Freericks, Describing instruction set processors using nML, Proceedings of the 1995 European conference on Design and Test, p.503, March 06-09, 1995
	7	Mark R. Hartoog , James A. Rowson , Prakash D. Reddy , Soumya Desai , Douglas D. Dunlop , Edwin A. Harcourt , Neeti Khullar, Generation of software tools from processor descriptions for hardware/software codesign, Proceedings of the 34th annual conference on Design automation, p.303-306, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266110]
	8	W. Geurts, D. Lanneer, et al., "Design of DSP systems with Chess/Checkers," in 2nd Int. Workshop on Code Generation for Embedded Processors, (Leuven), Mar. 1996.
	9	George Hadjiyiannis , Silvina Hanono , Srinivas Devadas, ISDL: an instruction set description language for retargetability, Proceedings of the 34th annual conference on Design automation, p.299-302, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266108]
	10	V. Kathail, M. Schlansker, and B. Rau, "HPL PlayDoh Architecture Specification: Version 1.0," in HP Laboratories Technical Report HPL-93-80, Mar. 1994.
	11	Ashok Halambi , Peter Grun , Vijay Ganesh , Asheesh Khare , Nikil Dutt , Alex Nicolau, EXPRESSION: a language for architecture exploration through compiler/simulator retargetability, Proceedings of the conference on Design, automation and test in Europe, p.100-es, January 1999, Munich, Germany [doi>10.1145/307418.307549]
	12	Chuck Siska, A processor desription language supporting retargetable multi-pipeline DSP program development tools, Proceedings of the 11th international symposium on System synthesis, p.31-36, December 02-04, 1998, Hsinchu, Taiwan, China
	13	S. Pees, V. 7.ivojnovid, A. Ropers, and H. Meyr, "Fast Simulation of the TI TMS 320C54x DSP," in Proc. Int. Conf. on Signal Processing Application and Technology (IC- SPAT), (San Diego), pp. 995-999, Sep. 1997.
	14	http :l/www. ert.rwth-aachen, de/lisa/lisa.html.

CITED BY 35

	Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargetable compiled simulation of embedded processors using a machine description language, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.4, p.815-834, Oct. 2000
	Frank Engel , Johannes Nührenberg , Gerhard P. Fettweis, A generic tool set for application specific processor architectures, Proceedings of the eighth international workshop on Hardware/software codesign, p.126-130, May 2000, San Diego, California, United States
	A. Hoffman , T. Kogel , H. Meyr, A framework for fast hardware-software co-simulation, Proceedings of the conference on Design, automation and test in Europe, p.760-765, March 2001, Munich, Germany
	Alberto La Rosa , Luciano Lavagno , Claudio Passerone, A software development tool chain for a reconfigurable processor, Proceedings of the 2001 international conference on Compilers, architecture, and synthesis for embedded systems, November 16-17, 2001, Atlanta, Georgia, USA
	Stefan Pees , Andreas Hoffmann , Heinrich Meyr, Retargeting of compiled simulators for digital signal processors using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.669-673, March 27-30, 2000, Paris, France
	Tilman Glökler , Andreas Hoffmann , Heinrich Meyr, Methodical Low-Power ASIP Design Space Exploration, Journal of VLSI Signal Processing Systems, v.33 n.3, p.229-246, March 2003
	Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, Microarchitectural exploration with Liberty, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
	Aimen Bouchhima , Iuliana Bacivarov , Wassim Youssef , Marius Bonaciu , Ahmed A. Jerraya, Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Daniel Kästner, TDL: a hardware description language for retargetable postpass optimizations and analyses, Proceedings of the second international conference on Generative programming and component engineering, p.18-36, September 22-25, 2003, Erfurt, Germany
	Wei Qin , Sharad Malik, Automated synthesis of efficient binary decoders for retargetable software toolkits, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA
	A. Hoffmann , A. Nohl , S. Pees , G. Braun , H. Meyr, Generating production quality software development tools using a machine description language, Proceedings of the conference on Design, automation and test in Europe, p.674-678, March 2001, Munich, Germany
	Andreas Hoffmann , Oliver Schliebusch , Achim Nohl , Gunnar Braun , Oliver Wahlen , Heinrich Meyr, A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Yuki Kobayashi , Shinsuke Kobayashi , Koji Okuda , Keishi Sakanushi , Yoshinori Takeuchi , Masaharu Imai, Synthesizable HDL generation method for configurable VLIW processors, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, p.842-845, January 27-30, 2004, Yokohama, Japan
	Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , David I. August, The Liberty Simulation Environment, version 1.0, ACM SIGMETRICS Performance Evaluation Review, v.31 n.4, p.19-24, March 2004
	Wei Qin , Subramanian Rajagopalan , Sharad Malik, A formal concurrency model based architecture description language for synthesis of software development tools, ACM SIGPLAN Notices, v.39 n.7, July 2004
	Matthias Gries, Methods for evaluating and covering the design space during early design development, Integration, the VLSI Journal, v.38 n.2, p.131-183, December 2004
	Maria Gabrani , Gero Dittmann , Andreas Döring , Andreas Herkersdorf , Patricia Sagmeister , Jan van Lunteren, Design methodology for a modular service-driven network processor architecture, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.41 n.5, p.623-640, 5 April 2003
	David I. August , Sharad Malik , Li-Shiuan Peh , Vijay Pai , Manish Vachharajani , Paul Willmann, Achieving structural and composable modeling of complex systems, International Journal of Parallel Programming, v.33 n.2, p.81-101, June 2005
	Joseph D'Errico , Wei Qin, Constructing portable compiled instruction-set simulators: an ADL-driven approach, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Sanghyun Park , Eugene Earlie , Aviral Shrivastava , Alex Nicolau , Nikil Dutt , Yunheung Paek, Automatic generation of operation tables for fast exploration of bypasses in embedded processors, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
	Sandro Neves Soares , Flávio Rech Wagner, From classroom to research: providing different services for computer architecture education, Proceedings of the 2007 workshop on Computer architecture education, June 09, 2007, San Diego, California
	Manish Vachharajani , Neil Vachharajani , David A. Penry , Jason A. Blome , Sharad Malik , David I. August, The Liberty Simulation Environment: A deliberate approach to high-level system modeling, ACM Transactions on Computer Systems (TOCS), v.24 n.3, p.211-249, August 2006
	John Glossner , Daniel Iancu , Mayan Moudgill , Gary Nacer , Sanjay Jinturkar , Stuart Stanley , Michael Schulte, The sandbridge SB3011 platform, EURASIP Journal on Embedded Systems, v.2007 n.1, p.16-16, January 2007
	Bita Gorjiara , Daniel Gajski, Automatic architecture refinement techniques for customizing processing elements, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Jűrgen Teich , Ralph Weper , Dirk Fischer , Stefan Trinkert, A joined architecture/compiler design environment for ASIPs, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.26-33, November 17-19, 2000, San Jose, California, United States
	Wei Qin , Sharad Malik, Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation, Proceedings of the conference on Design, Automation and Test in Europe, p.10556, March 03-07, 2003
	Alberto La Rosa , Luciano Lavagno , Claudio Passerone, Hardware/Software Design Space Exploration for a Reconfigurable Processor, Proceedings of the conference on Design, Automation and Test in Europe, p.10570, March 03-07, 2003
	Oliver Schliebusch , Andreas Hoffmann , Achim Nohl , Gunnar Braun , Heinrich Meyr, Architecture Implementation Using the Machine Description Language LISA, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.239, January 07-11, 2002
	Mehrdad Reshadi , Nikil Dutt, Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation, Proceedings of the conference on Design, Automation and Test in Europe, p.786-791, March 07-11, 2005
	Guido Post , P. K. Venkataraghavan , Tapan Ray , D. R. Seetharaman, A SystemC-Based Verification Methodology for Complex Wireless Software IP, Proceedings of the conference on Design, automation and test in Europe, p.10544, February 16-20, 2004
	Alberto La Rosa , Claudio Passerone , Francesco Gregoretti , Luciano Lavagno, Implementation of a UMTS Turbo-Decoder on a Dynamically Reconfigurable Platform, Proceedings of the conference on Design, automation and test in Europe, p.21218, February 16-20, 2004
	Edward K. Walters II , J. Eliot B. Moss , Trek Palmer , Timothy Richards , Charles C. Weems, CASL: A rapid-prototyping language for modern micro-architectures, Computer Languages, Systems and Structures, v.34 n.4, p.195-211, December, 2008
	B. Mei , B. Sutter , T. Aa , M. Wouters , A. Kanstein , S. Dupont, Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder, Journal of Signal Processing Systems, v.51 n.3, p.225-243, June 2008
	Rola Kassem , Mikaël Briday , Jean-Luc Béchennec , Yvon Trinquet , Guillaume Savaton, Instruction set simulator generation using HARMLESS, a new hardware architecture description language, Proceedings of the 2nd International Conference on Simulation Tools and Techniques, March 02-06, 2009, Rome, Italy
	Joshua J. Yi , David J. Lilja, Simulation of Computer Architectures: Simulators, Benchmarks, Methodologies, and Recommendations, IEEE Transactions on Computers, v.55 n.3, p.268-280, March 2006