Cycle-accurate simulation of energy consumption in embedded systems

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Advanced RISC Machines Ltd (ARM), ARM Software Development Toolkit Version 2.11, 1996.
	2	G. Q. Maguire, M. Smith, H. W. Peter Beadle, "SmartBadges: a wearable computer and communication system," Invited talk slides url: www. it.kth, se/maguire/Talks/CODES-980313.pdf, 6th International Workshop on Hardware/Software Codesign, 1998.
	3	CoWare, Co WareN2c url:www, coware, com/n2c.html .
	4	Mentor Graphics, www.mentor, com/codesign.
	5	Synopsys, www. synopsys, com/products/hwsw.
	6	Cadence, www. cadence, com/alta/products.
	7	P. Landman, j. Rabaey, "Activity-Sensitive Architectural Power Analysis," IEEE Transactions on CAD, pp.571-587, June 1996.
	8	D. Liu, C. Svensson, "Power Consumption Estimation in CMOS VLSI Chips," IEEE Journal of Solid-State Circuits, vol.29, no.6, pp. 663-670, June 1994.
	9	M. B. Kamble , K. Ghose, Energy-Efficiency of VLSI Caches: A Comparative Study, Proceedings of the Tenth International Conference on VLSI Design: VLSI in Multimedia Applications, p.261, January 04-07, 1997
	10	S. Wilton, N. Jouppi, "CACTI: An Enhanced Cache Access and Cycle Time Model," IEEE Journal of Solid- State Circuits, vol.31, no.5, pp.677-688, May 1996.
	11	K. Itoh, K. Sasaki, Y. Nakagome, "Trends in Low- Power RAM Circuit Technologies," Proceedings of the IEEE, vol.83, no.4, pp.524-543, April 1995.
	12	Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996 [doi>10.1007/BF01130407]
	13	M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey, "An Energy Conscious Methodology for Early Design Exploration of Heterogeneous DSPs," Proceedings of the Custom Intergrated Circuit Conference, 1998.
	14	Luca Benini , Robin Hodgson , Polly Siegel, System-level power estimation and optimization, Proceedings of the 1998 international symposium on Low power electronics and design, p.173-178, August 10-12, 1998, Monterey, California, United States [doi>10.1145/280756.280881]
	15	Yanbing Li , Jörg Henkel, A framework for estimation and minimizing energy dissipation of embedded HW/SW systems, Proceedings of the 35th annual conference on Design automation, p.188-193, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277097]
	16	B. Kapoor, Low Power Memory Architectures for Video Applications, Proceedings of the Great Lakes Symposium on VLSI '98, p.2, February 19-24, 1998
	17	OZ Electronics Manufacturing, PCB Modelling Tools url: www. oem. com.au/manu/pcbmodel.html.
	18	A. E1 Gamal, Z.A. Syed, "A stochastic model for interconnections in custom integrated circuits," IEEE Transactions on Circuits and Systems, vol. CAS-28, no.9, pp.888-894, Sept. 1981.
	19	Vasudev Bhaskaran , Konstantinos Konstantinides, Image and Video Compression Standards: Algorithms and Architectures, Kluwer Academic Publishers, Norwell, MA, 1997