Robust techniques for watermarking sequential circuit designs

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Robust techniques for watermarking sequential circuit designs

Full text

Pdf (145 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 36th annual ACM/IEEE Design Automation Conference table of contents

New Orleans, Louisiana, United States

Pages: 837 - 842

Year of Publication: 1999

ISBN:1-58133-109-7

Author

Arlindo L. Oliveira

IST-INESC/CEL, Rua Alves Redol, 9, 1000 Lisboa, Portugal

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 6, Downloads (12 Months): 20, Citation Count: 10

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/309847.310082 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Hal Berghel , Lawrence O'Gorman, Protecting ownership rights through digital watermarking, Computer, v.29 n.7, p.101-103, July 1996 [doi>10.1109/2.511977]
	2	Randal E. Bryant, Graph-based algorithms for Boolean function manipulation, IEEE Transactions on Computers, v.35 n.8, p.677-691, Aug. 1986 [doi>10.1109/TC.1986.1676819]
	3	E. Charbon. Hierarchical watermarking in IC design. In Proc. Custom Integrated Circuit Conference, pages 295-298, Santa Clara, CA, May 1998.
	4	O. Coudert , C. Berthet , J. C. Madre, Verification of synchronous sequential machines based on symbolic execution, Proceedings of the international workshop on Automatic verification methods for finite state systems, p.365-373, February 1990, Grenoble, France
	5	E. M. Sentovich, K. J. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. R. Stephan, R. K. Brayton and A. Sangiovanni- Vincentelli. SIS: A system for sequential circuit synthesis. Technical report, U.C. Berkeley, May 1992.
	6	H. Cho, G.D. Hachtel, and F. Somenzi. Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 12(7):935-945, July 1993.
	7	Darko Kirovski , Yean-Yow Hwang , Miodrag Potkonjak , Jason Cong, Intellectual property protection by watermarking combinational logic synthesis solutions, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.194-198, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288609]
	8	John Lach , William H. Mangione-Smith , Miodrag Potkonjak, Signature hiding techniques for FPGA intellectual property protection, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design, p.186-189, November 08-12, 1998, San Jose, California, United States [doi>10.1145/288548.288606]
	9	J.-K. Rho, G. Hachtel, F. Somenzi, and R. Jacoby. Exact and heuristic algorithms for the minimization of incompletely specified state machines. IEEE Transactions on Computer-Aided Design, 13(2): 167-177, February 1994.
	10	I. Torunoglu and E. Charbon. Watermarking-based copyright protection of sequential functions. In Proc. Custom Integrated Circuit Conference, Sa Diego, CA, May 1999.

CITED BY 10

	Seapahn Meguerdichian , Miodrag Potkonjak, Watermarking while preserving the critical path, Proceedings of the 37th conference on Design automation, p.108-111, June 05-09, 2000, Los Angeles, California, United States
	Greg Wolfe , Jennifer L. Wong , Miodrag Potkonjak, Watermarking graph partitioning solutions, Proceedings of the 38th conference on Design automation, p.486-489, June 2001, Las Vegas, Nevada, United States
	Rupak Majumdar , Jennifer L. Wong, Watermarking of SAT using combinatorial isolation lemmas, Proceedings of the 38th conference on Design automation, p.480-485, June 2001, Las Vegas, Nevada, United States
	Gang Qu, Publicly detectable techniques for the protection virtual components, Proceedings of the 38th conference on Design automation, p.474-479, June 2001, Las Vegas, Nevada, United States
	Gang Qu , Miodrag Potkonjak, Fingerprinting intellectual property using constraint-addition, Proceedings of the 37th conference on Design automation, p.587-592, June 05-09, 2000, Los Angeles, California, United States
	Gang Qu , Jennifer L. Wong , Miodrag Potkonjak, Fair watermarking techniques, Proceedings of the 2000 conference on Asia South Pacific design automation, p.55-60, January 2000, Yokohama, Japan
	Darko Kirovski , David Liu , Jennifer Wong , Miodrag Potkonjak, Forensic engineering techniques for VLSI CAD tools, Proceedings of the 37th conference on Design automation, p.581-586, June 05-09, 2000, Los Angeles, California, United States
	Adarsh K. Jain , Lin Yuan , Pushkin R. Pari , Gang Qu, Zero overhead watermarking technique for FPGA designs, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
	Sanjeev Khanna , Francis Zane, Watermarking maps: hiding information in structured data, Proceedings of the eleventh annual ACM-SIAM symposium on Discrete algorithms, p.596-605, January 09-11, 2000, San Francisco, California, United States
	Margarida F. Jacome , Helvio P. Peixoto, A Survey of Digital Design Reuse, IEEE Design & Test, v.18 n.3, p.98-107, May 2001