Engineering change

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Engineering change: methodology and applications to behavioral and system synthesis

Full text

Pdf (1.19 MB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 36th annual ACM/IEEE Design Automation Conference table of contents

New Orleans, Louisiana, United States

Pages: 604 - 609

Year of Publication: 1999

ISBN:1-58133-109-7

Authors

Darko Kirovski	Computer Science Department, University of California, Los Angeles
Miodrag Potkonjak	Computer Science Department, University of California, Los Angeles

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 25, Citation Count: 4

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/309847.310007 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	Bra94	Daniel Brand , Anthony Drumm , Sandip Kundu , Prakash Narain, Incremental synthesis, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.14-18, November 06-10, 1994, San Jose, California, United States
	Buc97	Primal Buch , Christopher K. Lennard , A. Richard Newton, Engineering change for power optimization using global sensitivity and synthesis flexibility, Proceedings of the 1997 international symposium on Low power electronics and design, p.88-91, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263290]
	Cha97	S.-C. Chang et al. Postlayout logic restructuring using alternative wires. TCAD, Vo1.16, (no.6), pp.587-96, 1997.
	DeM94	Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
	Edw97	S. Edwards et al. Design of embedded systems: formal models, validation, and synthesis. Proceedings of the IEEE, Vol.85, (no.3), pp.366-90, 1997.
	Fan97	Wen-Jong Fang , Allen C.-H. Wu , Ti-Yen Yen, A real-time RTL engineering-change method supporting on-line debugging for logic-emulation applications, Proceedings of the 34th annual conference on Design automation, p.101-106, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266043]
	Gar79	Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
	Hwa91	C.-T. Hwang, J.-H. Lee, and Y.-C. Hsu. A formal approach to the scheduling problem in high level synthesis. TCAD, Vol.10, (no.4), pp.464-475, 1991.
	Kha96	Sunil P. Khatri , Amit Narayan , Sriram C. Krisnan , Kenneth L. McMillan , Robert K. Brayton , A. Sangiovanni-Vincentelli, Engineering change in a non-deterministic FSM setting, Proceedings of the 33rd annual conference on Design automation, p.451-456, June 03-07, 1996, Las Vegas, Nevada, United States [doi>10.1145/240518.240604]
	Kur87	F. J. Kurdahi , A. C. Parker, REAL: a program for REgister ALlocation, Proceedings of the 24th ACM/IEEE conference on Design automation, p.210-215, June 28-July 01, 1987, Miami Beach, Florida, United States [doi>10.1145/37888.37920]
	Lak98	Ganesh Lakshminarayana , Anand Raghunathan , Niraj K. Jha, Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions, Proceedings of the 35th annual conference on Design automation, p.108-113, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277067]
	Lee87	E.A. Lee and D.G. Messerschmitt. Synchronous dataflow. Proc. of the IEEE, Voi.75, (no.9), pp.1235-45, 1987.
	Mad89	J.C. Madre, et al. Automating the diagnosis and the rectification of design errors with PRIAM. ICCAD, pp.30-3, 1989.
	Pau89	P.G. Paulin, et al. Force-directed scheduling for the behavioral synthesis of ASICs. TCAD, Vol.8, (no.6), pp.661-679, 1989.
	Rab91	J. M. Rabaey , C. Chu , P. Hoang , M. Potkonjak, Fast Prototyping of Datapath-Intensive Architectures, IEEE Design & Test, v.8 n.2, p.40-51, April 1991 [doi>10.1109/54.82037]
	Sha95	G.A. Shaw, et al. Assessing and improving current practice in the design of ASSPs. ICASSP, pp.2707-10, 1995.
	Sto89	L. Stok and R. van den Born. EASY: multiprocessor architecture optimisation. Logic and Arch. Synthesis for Silicon Compilers, pp.313-328, 1989.
	Swa97	G. Swamy, et al. Minimal logic re-synthesis for engineering change. ISCS, Vol.3. pp.1596-9, 1997.
	Wat91	Yosinori Watanabe , Robert K. Brayton, Incremental Synthesis for Engineering Changes, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.40-43, October 14-16, 1991

CITED BY 4

	John Lach , William H. Mangione-Smith , Miodrag Potkonjak, Efficient error detection, localization, and correction for FPGA-based debugging, Proceedings of the 37th conference on Design automation, p.207-212, June 05-09, 2000, Los Angeles, California, United States
	Farinaz Koushanfar , Jennifer L. Wong , Jessica Feng , Miodrag Potkonjak, ILP-based engineering change, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Milenko Drini , Darko Kirovski, Behavioral synthesis via engineering change, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Milenko Drinic , Darko Kirovski , Seapahn Meguerdichian , Miodrag Potkonjak, Latency-guided on-chip bus network design, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California