Customized instruction-sets for embedded processors

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Customized instruction-sets for embedded processors

Full text

Pdf (56 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 36th annual ACM/IEEE Design Automation Conference table of contents

New Orleans, Louisiana, United States

Pages: 253 - 257

Year of Publication: 1999

ISBN:1-58133-109-7

Author

Joseph A. Fisher

Hewlett-Packard Laboratories, Cambridge, 1 Main St. Cambridge, MA

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 18, Citation Count: 19

Additional Information:

appendices and supplements references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/309847.309923 What is a DOI?

APPENDICES and SUPPLEMENTS

session14.zip (52.09 MB)

Presentations from the 36th DAC conference: Embedded System Design

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Joseph A. Fisher, Walk-Time Techniques: Catalyst for Architectural Change, Computer, v.30 n.9, p.40-42, September 1997 [doi>10.1109/2.612246]
	2	Joseph A. Fisher , Paolo Faraboschi , Giuseppe Desoli, Custom-fit processors: letting applications define architectures, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.324-335, December 02-04, 1996, Paris, France
	3	John Markoff, New Computer Dazzles a Jaded Industry Crowd. The New York Times, October 4, 1995, D6.
	4	Erick Schonfeld, The Customized, Digitized, Have-It-Your- Way Economy. Fortune Magazine, 138, 6, September 28, 1998.

CITED BY 19

	Frank Vahid , Ann Gordon-Ross, A self-optimizing embedded microprocessor using a loop table for low power, Proceedings of the 2001 international symposium on Low power electronics and design, p.219-224, August 2001, Huntington Beach, California, United States
	Susan Cotterell , Frank Vahid, Tuning of loop cache architectures to programs in embedded system design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Peter Petrov , Alex Orailoglu, Speeding up control-dominated applications through microarchitectural customizations in embedded processors, Proceedings of the 38th conference on Design automation, p.512-517, June 2001, Las Vegas, Nevada, United States
	Frank Vahid, The Softening of Hardware, Computer, v.36 n.4, p.27-34, April 2003
	Susan Cotterell , Frank Vahid, Synthesis of customized loop caches for core-based embedded systems, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.655-662, November 10-14, 2002, San Jose, California
	Roshan G. Ragel , Sri Parameswaran, Hardware assisted pre-emptive control flow checking for embedded processors to improve reliability, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	Timothy Sherwood , Mark Oskin , Brad Calder, Balancing design options with Sherpa, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
	Peter Petrov , Alex Orailoglu, A reprogrammable customization framework for efficient branch resolution in embedded processors, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.452-468, May 2005
	Lih-yih Chiou , Swarup Bhunia , Kaushik Roy, Synthesis of application-specific highly efficient multi-mode cores for embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.1, p.168-188, February 2005
	Kingshuk Karuri , Mohammad Abdullah Al Faruque , Stefan Kraemer , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, Fine-grained application source code profiling for ASIP design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Roshan G. Ragel , Sri Parameswaran , Sayed Mohammad Kia, Micro embedded monitoring for security in application specific instruction-set processors, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
	Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, Synthesis of custom processors based on extensible platforms, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, November 10-14, 2002, San Jose, California
	Manuel Hohenauer , Christoph Schumacher , Rainer Leupers , Gerd Ascheid , Heinrich Meyr , Hans van Someren, Retargetable code optimization with SIMD instructions, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea
	G. Stiff , F. Vahid, New decompilation techniques for binary-level co-processor generation, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.547-554, November 06-10, 2005, San Jose, CA
	Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, A Scalable Application-Specific Processor Synthesis Methodology, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.283, November 09-13, 2003
	M. Hohenauer , F. Engel , R. Leupers , G. Ascheid , H. Meyr , Gerrit Bette , Balpreet Singh, Retargetable code optimization for predicated execution, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany
	Greg Stitt , Frank Vahid, Binary synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-30, August 2007
	Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, A scalable synthesis methodology for application-specific processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1175-1188, November 2006
	Manuel Hohenauer , Felix Engel , Rainer Leupers , Gerd Ascheid , Heinrich Meyr, A SIMD optimization framework for retargetable compilers, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.1, p.1-27, March 2009