Memory exploration for low power, embedded systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Memory exploration for low power, embedded systems

Full text

Pdf (77 KB)

Source

Annual ACM IEEE Design Automation Conference archive
Proceedings of the 36th annual ACM/IEEE Design Automation Conference table of contents

New Orleans, Louisiana, United States

Pages: 140 - 145

Year of Publication: 1999

ISBN:1-58133-109-7

Authors

Wen-Tsong Shiue	Arizona State University, Department of Electrical Engineering, Tempe, AZ
Chaitali Chakrabarti	Arizona State University, Department of Electrical Engineering, Tempe, AZ

Sponsors

EDAC : Electronic Design Automation Consortium
IEEE-CAS : Circuits & Systems
SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 26, Citation Count: 57

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/309847.309902 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	P. R. Panda, N. D. Dutt, and A. Nicolau. "Data Cache Sizing for Embedded Processor Applications." Technical Report ICS-TR-97-31, University of California, Irvine, June 1997.
	2	Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Architectural exploration and optimization of local memory in embedded systems, Proceedings of the 10th international symposium on System synthesis, p.90-97, September 17-19, 1997, Antwerp, Belgium
	3	Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263310]
	4	S. E. Wilton and N. Jouppi, "An Enhanced Access and Cycle Time Model for On-chip Caches", Digital Equipment Corporation Western Research Lab, Tech. Report 93/5, 1994.
	5	Ching-Long Su , Alvin M. Despain, Cache design trade-offs for power and performance optimization: a case study, Proceedings of the 1995 international symposium on Low power design, p.63-68, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224093]
	6	Patrick Hicks , Matthew Walnock , Robert Michael Owens, Analysis of power consumption in memory hierarchies, Proceedings of the 1997 international symposium on Low power electronics and design, p.239-242, August 18-20, 1997, Monterey, California, United States [doi>10.1145/263272.263342]
	7	A. Thordarson, "Comparison of Manual and Automatic Behavioral Synthesis of MPEG Algorithm", Master' s thesis, University of California, Irvine, 1995.
	8	Darko Kirovski , Chunho Lee , Miodrag Potkonjak , William Mangione-Smith, Application-driven synthesis of core-based systems, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.104-107, November 09-13, 1997, San Jose, California, United States
	9	Michael E. Wolf , Monica S. Lam, A data locality optimizing algorithm, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.30-44, June 24-28, 1991, Toronto, Ontario, Canada
	10	John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
	11	J. Edler and M. D. Hill, " Dinero IV Trace-Driven Uniprocessor Cache Simulator", web site: http://www.neci.nj.nec.com/homepages/edler/d4 or http://www.cs.wisc.edu/Nmarkhill/DineroIV.

CITED BY 57

	Alexander Chatzigeorgiou , George Stephanides, Energy Metric for Software Systems, Software Quality Control, v.10 n.4, p.355-371, December 2002
	P. R. Panda , F. Catthoor , N. D. Dutt , K. Danckaert , E. Brockmeyer , C. Kulkarni , A. Vandercappelle , P. G. Kjeldsberg, Data and memory optimization techniques for embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.2, p.149-206, April 2001
	Luca Benini , Alberto Macii , Massimo Poncino, A recursive algorithm for low-power memory partitioning, Proceedings of the 2000 international symposium on Low power electronics and design, p.78-83, July 25-27, 2000, Rapallo, Italy
	M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th conference on Design automation, p.690-695, June 2001, Las Vegas, Nevada, United States
	Data memory design and exploration for low-power embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.6 n.4, p.553-568, October 2001
	Nikil Dutt , Alex Nicolau , Hiroyuki Tomiyama , Ashok Halambi, New directions in compiler technology for embedded systems (embedded tutorial), Proceedings of the 2001 conference on Asia South Pacific design automation, p.409-414, January 2001, Yokohama, Japan
	Hojun Shim , Yongsoo Joo , Yongseok Choi , Hyung Gyu Lee , Naehyuck Chang, Low-energy off-chip SDRAM memory systems for embedded applications, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.98-130, February 2003
	Takanori Okuma , Yun Cao , Masanori Muroyama , Hiroto Yasuura, Reducing access energy of on-chip data memory considering active data bitwidth, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Inseok Choi , Hojun Shim , Naehyuck Chang, Low-power color TFT LCD display for hand-held embedded systems, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
	Peter Petrov , Alex Orailoglu, Data cache energy minimizations through programmable tag size matching to the applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
	Susan Cotterell , Frank Vahid, Tuning of loop cache architectures to programs in embedded system design, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Yun Cao , Hiroyuki Tomiyama , Takanori Okuma , Hiroto Yasuura, Data memory design considering effective bitwidth for low-energy embedded systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Lode Nachtergaele , Vivek Tiwari , Nikil Dutt, System and architecture-level power reduction of microprocessor-based communication and multi-media applications, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
	Diana Marculescu , Anoop Iyer, Application-driven processor design exploration for power-performance trade-off analysis, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
	Luca Benini , Alberto Macii , Massimo Poncino, Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.5-32, February 2003
	M. Kandemir , N. Vijaykrishnan , M. J. Irwin , W. Ye, Influence of compiler optimizations on system power, Proceedings of the 37th conference on Design automation, p.304-307, June 05-09, 2000, Los Angeles, California, United States
	Preeti Ranjan Panda , Lakshmikantam Chitturi, An energy-conscious algorithm for memory port allocation, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.572-576, November 10-14, 2002, San Jose, California
	Federico Angiolini , Luca Benini , Alberto Caprara, Polynomial-time algorithm for on-chip scratchpad memory partitioning, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA
	Prabhat Mishra , Mahesh Mamidipaka , Nikil Dutt, Processor-memory coexploration using an architecture description language, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.140-162, February 2004
	Victor De La Luz , Ismail Kadayif , Mahmut Kandemir , Uger Sezer, Access Pattern Restructuring for Memory Energy, IEEE Transactions on Parallel and Distributed Systems, v.15 n.4, p.289-303, April 2004
	L. Benini , L. Macchiarulo , A. Macii , E. Macii , M. Poncino, From architecture to layout: partitioned memory synthesis for embedded systems-on-chip, Proceedings of the 38th conference on Design automation, p.784-789, June 2001, Las Vegas, Nevada, United States
	Victor Delaluz , Mahmut Kandemir , N. Vijaykrishnan , Anand Sivasubramaniam , Mary Jane Irwin, Hardware and Software Techniques for Controlling DRAM Power Modes, IEEE Transactions on Computers, v.50 n.11, p.1154-1173, November 2001
	Terry Tao Ye , Luca Benini , Giovanni De Micheli, Packetization and routing analysis of on-chip multiprocessor networks, Journal of Systems Architecture: the EUROMICRO Journal, v.50 n.2-3, p.81-104, February 2004
	Xianfeng Li , Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Design space exploration of caches using compressed traces, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Arijit Ghosh , Tony Givargis, Cache optimization for embedded processor cores: An analytical approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.419-440, October 2004
	Federico Angiolini , Francesco Menichelli , Alberto Ferrero , Luca Benini , Mauro Olivieri, A post-compiler approach to scratchpad mapping of code, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
	A. Parikh , Soontae Kim , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Instruction Scheduling for Low Power, Journal of VLSI Signal Processing Systems, v.37 n.1, p.129-149, May 2004
	Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau , Francky Catthoor , Arnout Vandecappelle , Erik Brockmeyer , Chidamber Kulkarni , Eddy De Greef, Data Memory Organization and Optimizations in Application-Specific Systems, IEEE Design & Test, v.18 n.3, p.56-68, May 2001
	M. Kandemir , O. Ozturk , M. Karakoy, Dynamic on-chip memory management for chip multiprocessors, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA
	M. Kandemir , A. Choudhary, Compiler-directed scratch pad memory hierarchy design and management, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	I. Kadayif , M. Kandemir , M. Karakoy, An energy saving strategy based on adaptive loop parallelization, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Feihui Li , Mahmut Kandemir, Locality-conscious workload assignment for array-based computations in MPSOC architectures, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Ozcan Ozturk , Feng Wang , Mahmut Kandemir , Yuan Xie, Optimal topology exploration for application-specific 3D architectures, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	Tohru Ishihara , Farzan Fallah, A non-uniform cache architecture for low power system design, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Murali Jayapala , Francisco Barat , Tom Vander Aa , Francky Catthoor , Henk Corporaal , Geert Deconinck, Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors, IEEE Transactions on Computers, v.54 n.6, p.672-683, June 2005
	Hanene Ben Fradj , Asmaa el Ouardighi , Cécile Belleudy , Michel Auguin, Energy aware memory architecture configuration, ACM SIGARCH Computer Architecture News, v.33 n.3, June 2005
	Gilberto Contreras , Margaret Martonosi, Power prediction for intel XScale® processors using performance monitoring unit events, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA
	Giuseppe Ascia , Vincenzo Catania , Maurizio Palesi , Davide Patti, A system-level framework for evaluating area/performance/power trade-offs of VLIW-based embedded systems, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China
	Ismail Kadayif , Mahmut Kandemir , Guilin Chen , Ozcan Ozturk , Mustafa Karakoy , Ugur Sezer, Optimizing Array-Intensive Applications for On-Chip Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.16 n.5, p.396-411, May 2005
	Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Y. C. Tay , Min Zou, A page fault equation for modeling the effect of memory size, Performance Evaluation, v.63 n.2, p.99-130, February 2006
	Hassan Sbeyti , Smail Niar , Lieven Eeckhout, Pattern-driven prefetching for multimedia applications on embedded processors, Journal of Systems Architecture: the EUROMICRO Journal, v.52 n.4, p.199-212, April 2006
	Mahmut Kandemir , J. Ramanujam , A. Choudhary, Exploiting shared scratch pad memory space in embedded multiprocessor systems, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Mahmut Kandemir , N. Vijaykrishnan , Mary Jane Irwin , Wu Ye, Influence of compiler optimizations on system power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.6, p.801-804, 12/1/2001
	Mahesh Mamidipaka , Kamal Khouri , Nikil Dutt , Magdy Abadir, IDAP: A Tool for High Level Power Estimation of Custom Array Structures, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.113, November 09-13, 2003
	Liping Xue , Ozcan Ozturk , Mahmut Kandemir, A memory-conscious code parallelization scheme, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
	Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000
	Jason D. Hiser , Jack W. Davidson , David B. Whalley, Fast, accurate design space exploration of embedded systems memory configurations, Proceedings of the 2007 ACM symposium on Applied computing, March 11-15, 2007, Seoul, Korea
	Olga Golubeva , Mirko Loghi , Massimo Poncino , Enrico Macii, Architectural leakage-aware management of partitioned scratchpad memories, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
	Wen-Tsong Shiue , Chaitali Chakrabarti, Memory Design and Exploration for Low Power, Embedded Systems, Journal of VLSI Signal Processing Systems, v.29 n.3, p.167-178, November 2001
	Arijit Ghosh , Tony Givargis, Cache Optimization For Embedded Processor Cores: An Analytical Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.342, November 09-13, 2003
	Arijit Ghosh , Tony Givargis, Analytical Design Space Exploration of Caches for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.10650, March 03-07, 2003
	Terry Tao Ye , Luca Benini , Giovanni De Micheli, Packetized On-Chip Interconnect Communication Analysis for MPSoC, Proceedings of the conference on Design, Automation and Test in Europe, p.10344, March 03-07, 2003
	Vishal P. Bhatt , M. Balakrishnan , Anshul Kumar, Exploring the Number of Register Windows in ASIP Synthesis, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.233, January 07-11, 2002
	Yong-Ha Park , Hoi-Jun Yoo , Jeonghoon Kook, Embedded DRAM (eDRAM) Power-Energy Estimation for System-on-a-chip (SoC) Applications, Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design, p.625, January 07-11, 2002
	Lars Wehmeyer , Peter Marwedel, Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software, Proceedings of the conference on Design, Automation and Test in Europe, p.600-605, March 07-11, 2005
	Vincenzo Catania , Maurizio Palesi , Davide Patti, Reducing complexity of multiobjective design space exploration in VLIW-based embedded systems, ACM Transactions on Architecture and Code Optimization (TACO), v.5 n.2, p.1-33, August 2008