A methodology and design environment for DSP ASIC fixed point refinement

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A methodology and design environment for DSP ASIC fixed point refinement

Full text

Pdf (86 KB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Munich, Germany

Article No. 56

Year of Publication: 1999

ISBN:1-58113-121-6

Authors

R. Cmar	IMEC, Leuven, Belgium
L. Rijnders	IMEC, Leuven, Belgium
P. Schaumont	IMEC, Leuven, Belgium
S. Vernalde	IMEC, Leuven, Belgium
I. Bolsens	IMEC, Leuven, Belgium

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 23, Citation Count: 22

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/307418.307503 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	[1] W. Sung, K. Kum "Simulation-Based Word-Length Optimization Method for Fixed-Point Digital Signal Processing Systems", IEEE Transactions on Signal Processing, vol.43, pp. 3087-3090, Dec.1995.
	2	[2] S. Kim, K. Kum, W. Sung, "Fixed-Point Optimization Utility for C and C++ Based Digital Signal Processing Programs", Workshop on VLSI and Signal Processing '95, Osaka, pp. 197-206, Nov. 1995.
	3	Markus Willems , Volker Bürsgens , Holger Keding , Thorsten Grötker , Heinrich Meyr, System level fixed-point design based on an interpolative approach, Proceedings of the 34th annual conference on Design automation, p.293-298, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266105]
	4	[4] Frontier Design, http://www.frontierd.com/artlibrary.htm
	5	Patrick Schaumont , Serge Vernalde , Luc Rijnders , Marc Engels , Ivo Bolsens, A programming environment for the design of complex high speed ASICs, Proceedings of the 35th annual conference on Design automation, p.315-320, June 15-19, 1998, San Francisco, California, United States [doi>10.1145/277044.277135]

CITED BY 22

	G. Constantinides , P. Cheung , W. Luk, Heuristic datapath allocation for multiple wordlength systems, Proceedings of the conference on Design, automation and test in Europe, p.791-797, March 2001, Munich, Germany
	M. C. Molina , J. M. Mendías , R. Hermida, High-level synthesis of multiple-precision circuits independent of data-objects length, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA
	Diederik Verkest , Joachim Kunkel , Frank Schirrmeister, System level design using C++, Proceedings of the conference on Design, automation and test in Europe, p.74-83, March 27-30, 2000, Paris, France
	M. C. Molina , J. M. Mendías , R. Hermida, Allocation of multiple precision behaviors for maximal bit level reuse of hardware resources, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.12-15, p.505-519, December 2003
	M. C. Molina , J. M. Mendías , R. Hermida, Bit-level scheduling of heterogeneous behavioural specifications, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.602-608, November 10-14, 2002, San Jose, California
	Ingrid Verbauwhede , Patrick Schaumont, Skiing the embedded systems mountain, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.3, p.529-548, August 2005
	Yu Pu , Yajun Ha, An automated, efficient and static bit-width optimization methodology towards maximum bit-width-to-error tradeoff with affine arithmetic model, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan
	G. A. Constantinides , P. Y. K. Cheung , W. Luk, Synthesis of saturation arithmetic architectures, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.3, p.334-354, July 2003
	George A. Constantinides, Word-length optimization for differentiable nonlinear systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.26-43, January 2006
	George A. Constantinides , Peter Y. K. Cheung , Wayne Luk, Optimum and heuristic synthesis of multiple word-length architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.39-57, January 2005
	Dong-U Lee , Altaf Abdul Gaffar , Oskar Mencer , Wayne Luk, MiniBit: bit-width optimization via affine arithmetic, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA
	Arash Ahmadi , Mark Zwolinski, Symbolic noise analysis approach to computational hardware optimization, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Kyungtae Han , Brian L. Evans, Optimum wordlength search using sensitivity information, EURASIP Journal on Applied Signal Processing, v.2006 n.1, p.76-76, 01 January
	Jan-Willem Weijers , Veerle Derudder , Sven Janssens , Frederik Petré , André Bourdoux, From MIMO-OFDM algorithms to a real-time wireless prototype: a systematic Matlab-to-hardware design flow, EURASIP Journal on Applied Signal Processing, v.2006 n.1, p.138-138, 01 January
	Zoran Nikolic , Ha Thai Nguyen , Gene Frantz, Design and implementation of numerical linear algebra algorithms on fixed point DSPs, EURASIP Journal on Advances in Signal Processing, v.2007 n.2, p.13-13, June 2007
	Claire F. Fang , Rob A. Rutenbar , Tsuhan Chen, Fast, Accurate Static Analysis for Fixed-Point Finite-Precision Effects in DSP Designs, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.275, November 09-13, 2003
	M. C. Molina , J. M. Mendias , R. Hermida, High-Level Allocation to Minimize Internal Hardware Wastage, Proceedings of the conference on Design, Automation and Test in Europe, p.10264, March 03-07, 2003
	Carlos Carreras , Juan A. López , Octavio Nieto-Taladriz, Bit-Width Selection for Data-Path Implementations, Proceedings of the 12th international symposium on System synthesis, p.114, November 01-04, 1999
	Lance Saldanha , Roman Lysecky, Hardware/software partitioning of floating point software applications to fixed-pointed coprocessor circuits, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
	Yu Pang , Katarzyna Radecka, Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California
	Christos-S. Bouganis , Sung-Boem Park , George A. Constantinides , Peter Y. K. Cheung, Synthesis and Optimization of 2D Filter Designs for Heterogeneous FPGAs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.1 n.4, p.1-28, January 2009
	S. Wijaya , A. Cantoni, A java simulation tool for fixed-point system design, Proceedings of the 2nd International Conference on Simulation Tools and Techniques, March 02-06, 2009, Rome, Italy