FSMD functional partitioning for low power

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

FSMD functional partitioning for low power

Full text

Pdf (142 KB)

Source

Design, Automation, and Test in Europe archive
Proceedings of the conference on Design, automation and test in Europe table of contents

Munich, Germany

Article No. 7

Year of Publication: 1999

ISBN:1-58113-121-6

Authors

Enoch Hwang	Department of Computer Science and Engineering, University of California, Riverside, CA
Frank Vahid	Department of Computer Science and Engineering, University of California, Riverside, CA
Yu-Chin Hsu	Department of Computer Science and Engineering, University of California, Riverside, CA

Sponsor

SIGDA: ACM Special Interest Group on Design Automation

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 10, Citation Count: 5

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/307418.307432 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Srinivas Devadas , Sharad Malik, A survey of optimization techniques targeting low power VLSI circuits, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.242-247, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217536]
	2	Enrico Macii , Massoud Pedram , Fabio Somenzi, High-level power modeling, estimation, and optimization, Proceedings of the 34th annual conference on Design automation, p.504-511, June 09-13, 1997, Anaheim, California, United States [doi>10.1145/266021.266268]
	3	[3] A. Chandrakasan, T. Sheng, & R. Brodersen, "Low Power CMOS Digital Design," Journal of Solid State Circuits, Vol. 27, No. 4, pp. 473-484, April 1992.
	4	Mazhar Alidina , José Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.74-81, November 06-10, 1994, San Jose, California, United States
	5	Vivek Tiwari , Sharad Malik , Pranav Ashar, Guarded evaluation: pushing power management to logic synthesis/design, Proceedings of the 1995 international symposium on Low power design, p.221-226, April 23-26, 1995, Dana Point, California, United States [doi>10.1145/224081.224120]
	6	L. Benini , P. Vuillod , G. de Micheli , Claudionor Coelho, Synthesis of low-power selectively-clocked systems from high-level specification, Proceedings of the 9th international symposium on System synthesis, p.57, November 06-08, 1996
	7	Vahid , Le , Hsu, A Comparison of Functional and Structural Partitioning, Proceedings of the 9th international symposium on System synthesis, p.121, November 06-08, 1996
	8	Daniel D. Gajski , Nikil D. Dutt , Allen C.-H. Wu , Steve Y.-L. Lin, High-level synthesis: introduction to chip and system design, Kluwer Academic Publishers, Norwell, MA, 1992
	9	Daniel D. Gajski , Frank Vahid , Sanjiv Narayan , Jie Gong, Specification and design of embedded systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1994
	10	Alfred V. Aho , Monica S. Lam , Ravi Sethi , Jeffrey D. Ullman, Compilers: Principles, Techniques, and Tools (2nd Edition), Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2006
	11	[11] E. Hwang & F. Vahid, "Energy Estimation for FSMD Partitioning," UCR CS 98 06, University of California, Riverside.

CITED BY 5

	Frank Vahid, Partitioning sequential programs for CAD using a three-step approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.413-429, July 2002
	Jinfeng Liu , Pai H. Chou , Nader Bagherzadeh, Combined functional partitioning and communication speed selection for networked voltage-scalable processors, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
	Elena Fomina , Andres Keevallik , Margus Kruus , Alexander Sudnitson, A decomposition procedure for register-transfer level power management, Proceedings of the 4th international conference conference on Computer systems and technologies: e-Learning, p.26-31, June 19-20, 2003, Rousse, Bulgaria
	Zoltán Ádám Mann , András Orbán , Péter Arató, Finding optimal hardware/software partitions, Formal Methods in System Design, v.31 n.3, p.241-263, December 2007
	Jinfeng Liu , Pai H. Chou, Energy Optimization of Distributed Embedded Processors by Combined Data Compression and Functional Partitioning, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.201, November 09-13, 2003