A program-driven simulation model of an MIMD multiprocessor

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A program-driven simulation model of an MIMD multiprocessor

Full text

Pdf (1.01 MB)

Source

Annual Simulation Symposium archive
Proceedings of the 24th annual symposium on Simulation table of contents

New Orleans, Louisiana, United States

Pages: 40 - 49

Year of Publication: 1991

ISBN:0-8186-2169-9

Also published in ...

Author

Fredrik Dahlgren

Department of Computer Engineering, Lund University, P.O. Box 118, S-221 00 Lund, Sweden

Sponsor

SIGSIM: ACM Special Interest Group on Simulation and Modeling

Publisher

IEEE Computer Society Press Los Alamitos, CA, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 9, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	ASH86	A. Agarwal , R. L. Sites , M. Horowitz, ATUM: a new technique for capturing address traces using microcode, Proceedings of the 13th annual international symposium on Computer architecture, p.119-127, June 02-05, 1986, Tokyo, Japan
	Aya89	R. Ayani. Parallel Simulation of Queuing Networks using Moving Time Windows. Technical report, Department of Telecommunications and Computer Systems, KTH, Sweden, February 1989. Report No. TRITA-TCS-8901.
	Bit90	P. Bitar. A Critique of Trace-driven Simulation of Shared- Memory Multiprocessors. In Michel Dubois and Shreekant qhakkar, editor, Cache and lnterconnect Architectures in Multiprocessors. Kluwer Academic Publishers, 1990.
	BMW85	W.C. Branfley, K.P. McAuliffe, and J. Weiss. RP3 Processor- Memory Element. In Proc of 1985 International Conference on Parallel Processing, pages 782--789, 1985.
	DS90	E Dahlgren and P. Stenstrrm. Methods to Improve the Performance of Data Caches. Technical report, Department of Computer Engineering, Lund University, Sweden, 1990.
	EK89	S. J. Eggers , R. H. Katz, Evaluating the performance of four snooping cache coherency protocols, Proceedings of the 16th annual international symposium on Computer architecture, p.2-15, April 1989, Jerusalem, Israel
	Fer78	D. Ferrari. Computer Systems Performance Evaluation. Prentice-Hall, 1978.
	Fly66	M.J. Flynn. Very High-Speed Computing Systems. In Proc oflEEE, pages 1901-1909, Dec 1966.
	HH89	Seif Haridi , Erik Hagersten, The Cache Coherence Protocol of the Data Diffusion Machine, Proceedings of the Parallel Architectures and Languages Europe, Volume I: Parallel Architectures, p.1-18, June 12-16, 1989
	Jef85	David R. Jefferson, Virtual time, ACM Transactions on Programming Languages and Systems (TOPLAS), v.7 n.3, p.404-425, July 1985 [doi>10.1145/3916.3988]
	Kro81	David Kroft, Lockup-free instruction fetch/prefetch cache organization, Proceedings of the 8th annual symposium on Computer Architecture, p.81-87, May 12-14, 1981, Minneapolis, Minnesota, United States
	MB90	R. Mukherjee and J. Bennett. Simulation of Parallel Computer Systems on a Shared Memory Multiprocessor. In Proc of 23rd Hawaii International Conference on System Science, volume 1, pages 242-251, 1990.
	McM84	F.H. McMahon. LLNL Fortran Kernels: MFlops. Technical report, Lawrence Livermore Laboratories, Livermore, CA, March 1984.
	Mis86	Jayadev Misra, Distributed discrete-event simulation, ACM Computing Surveys (CSUR), v.18 n.1, p.39-65, March 1986 [doi>10.1145/6462.6485]
	PN85	G.F. Pfister and V.A. Norton. "Hot Spot" Contention and Combining in Multistage Interconnection Networks. IEEE Transactions on Computers, C-34(10):943-948, October 1985.
	SD88	C. Scheurich and M. Dubois. Concurrent Miss Resolution in Multiprocessor Caches. In Proc of 1988 International Conference onParallel Processing, volume I, pages 118-125, 1988.
	SDL91	P. Stenstrrm, F. Dahlgren, and L. Lundberg. A Lockup-free Multiprocessor Cache Design. Technical report, Department of Computer Engineering, Land University, Sweden, 1991.
	Smi87	A. J. Smith, Line (block) size choice for CPU cache memories, IEEE Transactions on Computers, v.36 n.9, p.1063-1076, Sept. 1987 [doi>10.1109/TC.1987.5009537]
	Tho64	J.E. Thornton. Parallel Operation in the Control Data 6600. AFIPS Conference Proceedings FJCC, 16(2):33-40, I964.
	Tom67	R.M. Tomasulo. An Efficient Algorithm for Exploiting Multiple Arithmetic Units. IBM Journal of Research and Development, 11:25-33, January 1967.
	WH88	David H. D. Warren and Self Haridi. The Data Diffusion Machine- a Scalable Shared Virtual Memory Architecture for Parallel Execution of Logical Programs. In Proceedings of the International on Fifth Generation Computer Systems, November 1988.
	Wil87	A. W. Wilson, Jr., Hierarchical cache/bus architecture for shared memory multiprocessors, Proceedings of the 14th annual international symposium on Computer architecture, p.244-252, June 02-05, 1987, Pittsburgh, Pennsylvania, United States [doi>10.1145/30350.30378]

CITED BY 2

	David A. Sykes , Brain A. Malloy, The design of an efficient simulator for the Pentium Pro processor, Proceedings of the 28th conference on Winter simulation, p.840-847, December 08-11, 1996, Coronado, California, United States
	Fredrik Dahlgren , Per Stenström, On reconfigurable on-chip data caches, Proceedings of the 24th annual international symposium on Microarchitecture, p.189-198, September 1991, Albuquerque, New Mexico, Puerto Rico