A system-level specification framework for I/O architectures

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback
Take a look at the new version of this page: [ beta version ]. Tell us what you think.

A system-level specification framework for I/O architectures

Full text

Pdf (1.18 MB)

Source

ACM Symposium on Parallel Algorithms and Architectures archive
Proceedings of the eleventh annual ACM symposium on Parallel algorithms and architectures table of contents

Saint Malo, France

Pages: 138 - 147

Year of Publication: 1999

ISBN:1-58113-124-0

Authors

Mark D. Hill	Computer Sciences Department, University of Wisconsin - Madison, 1210 West Dayton Street, Madison, WI
Anne E. Condon	Computer Sciences Department, University of Wisconsin - Madison, 1210 West Dayton Street, Madison, WI
Manoj Plakal	Computer Sciences Department, University of Wisconsin - Madison, 1210 West Dayton Street, Madison, WI
Daniel J. Sorin	Computer Sciences Department, University of Wisconsin - Madison, 1210 West Dayton Street, Madison, WI

Sponsors

SIGACT: ACM Special Interest Group on Algorithms and Computation Theory
SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 1, Downloads (12 Months): 10, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305619.305634 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Sarita V. Adve , Kourosh Gharachorloo, Shared Memory Consistency Models: A Tutorial, Computer, v.29 n.12, p.66-76, December 1996 [doi>10.1109/2.546611]
	2	William W. Collier, Reasoning about parallel architectures, Prentice-Hall, Inc., Upper Saddle River, NJ, 1992
	3	A. E. Condon , M. D. Hill , M. Plakal , D. J. Sorin, Using Lamport Clocks to Reason About Relaxed Memory Models, Proceedings of the 5th International Symposium on High Performance Computer Architecture, p.270, January 09-12, 1999
	4	Intel Corporation. Pentium Pro Family Developer's Manual, Version 3: Operating System Writer's Manual. January 1996.
	5	David E. Culler , Anoop Gupta , Jaswinder Pal Singh, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1997
	6	Kourosh Gharachorloo, Sarita V. Adve, Anoop Gupta, John L. Hennessy, and Mark D. Hill. Specifying System Requirements for Memory Consistency Models. Technical Report CS-TR-1199, University of Wisconsin- Madison, December 1993. See also URL ftp://ftp.cs.wisc.edu/tech.reports/reports/93/tr1199.ps.Z.
	7	Kourosh Gharachorloo , Daniel Lenoski , James Laudon , Phillip Gibbons , Anoop Gupta , John Hennessy, Memory consistency and event ordering in scalable shared-memory multiprocessors, Proceedings of the 17th annual international symposium on Computer Architecture, p.15-26, May 28-31, 1990, Seattle, Washington, United States
	8	J. Goodman. Cache Consistency and Sequential Consistency. Technical Report 61, IEEE Scalable Coherent Interface Working Group, 1989.
	9	Mark D. Hill, Anne E. Condon, Daniel J. Sorin, and Manoj Plakal. A System-Level Specification Framework for I/O Architectures. Technical Report CS-TR-1398, University of Wisconsin-Madison, March 1999. See also URL ftp://ftp.cs.wisc.edu/tech-reports/ reports/99/tr1398.ps.Z.
	10	Leslie Lamport, Time, clocks, and the ordering of events in a distributed system, Communications of the ACM, v.21 n.7, p.558-565, July 1978 [doi>10.1145/359545.359563]
	11	Leslie I.amport. How to Make a Multiprocessor Computer that Correctly Executes Multiprocass Programs. IEEE Transactions on Computers, C-28(9):241-248, September 1979.
	12	Manoj Plakal , Daniel J. Sorin , Anne E. Condon , Mark D. Hill, Lamport clocks: verifying a directory cache-coherence protocol, Proceedings of the tenth annual ACM symposium on Parallel algorithms and architectures, p.67-76, June 28-July 02, 1998, Puerto Vallarta, Mexico [doi>10.1145/277651.277672]
	13	Richard L. Sites, Alpha architecture reference manual, Digital Press, Newton, MA, 1992
	14	M. Smotherman, A sequencing-based taxonomy of I/0 systems and review of historical machines, ACM SIGARCH Computer Architecture News, v.17 n.5, p.5-15, Sep. 1989 [doi>10.1145/71302.71303]
	15	Daniel J. Sorin, Manoj Plakal, Mark D. Hill, and Anne E. Condon. Lamport Clocks: Reasoning About Shared-Memory Correctness. Technical Report CS-TR-1367, University of Wisconsin-Madison, March 1998. See also URL ftp://ftp.cs.wisc.edu/tech-reports/ reports/98/tr1367.ps.Z.
	16	CORPORATE SPARC International, Inc., The SPARC architecture manual (version 9), Prentice-Hall, Inc., Upper Saddle River, NJ, 1994