Efficient management of memory hierarchies in embedded DRAM systems

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Efficient management of memory hierarchies in embedded DRAM systems

Full text

Pdf (1.57 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 13th international conference on Supercomputing table of contents

Rhodes, Greece

Pages: 464 - 473

Year of Publication: 1999

ISBN:1-58113-164-X

Authors

Ashley Saulsbury	Sun Microsystems Laboratories, 901 San Antonio Road, Palo Alto, CA
Su-Jaen Huang	Sun Microsystems Laboratories, 901 San Antonio Road, Palo Alto, CA
Fredrik Dahlgren	Dept. of Computer Engineering, Chalmers University of Technology, SE-413 05 Gothenburg, Sweden

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 3, Downloads (12 Months): 14, Citation Count: 1

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305138.305236 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Richard Fromm , Stylianos Perissakis , Neal Cardwell , Christoforos Kozyrakis , Bruce McGaughy , David Patterson , Tom Anderson , Katherine Yelick, The energy efficiency of IRAM architectures, Proceedings of the 24th annual international symposium on Computer architecture, p.327-337, June 01-04, 1997, Denver, Colorado, United States
	2	Erik Hagersten , Anders Landin , Seif Haridi, DDM: A Cache-Only Memory Architecture, Computer, v.25 n.9, p.44-54, September 1992 [doi>10.1109/2.156381]
	3	T. Joe , J. L. Hennessy, Evaluating the memory overhead required for COMA architectures, Proceedings of the 21ST annual international symposium on Computer architecture, p.82-93, April 18-21, 1994, Chicago, Illinois, United States
	4	P.M. Kogge, "EXECUBE- A New Architecture for Scalable MPPs," in 1994 International Conference on Parallel Processing, 1994.
	5	H. Koike et al., "A 30ns 64Mb DRAM with Built-in Self-Test and Repair Function," in Proceedings of International Solid- State Circuits Conference, p150, 1992.
	6	A. Landin , F. Dahlgren, Bus-based COMA-reducing traffic in shared-bus multiprocessors, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.95, February 03-07, 1996
	7	Tom Lovett , Russell Clapp, STiNG: a CC-NUMA computer system for the commercial marketplace, Proceedings of the 23rd annual international symposium on Computer architecture, p.308-317, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	8	M.G. Nealon, "C4: A Legacy Technology for the Future" in IBM Micronews, Volume 2, Number 4, Fourth Quarter, 1996. h.{yp://~.chips.ibm, com/techlib/micronews/vol2 no4/
	9	David Patterson , Thomas Anderson , Neal Cardwell , Richard Fromm , Kimberly Keeton , Christoforos Kozyrakis , Randi Thomas , Katherine Yelick, A Case for Intelligent RAM, IEEE Micro, v.17 n.2, p.34-44, March 1997 [doi>10.1109/40.592312]
	10	Ashley Saulsbury , Fong Pong , Andreas Nowatzyk, Missing the memory wall: the case for processor/memory integration, Proceedings of the 23rd annual international symposium on Computer architecture, p.90-101, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	11	Shimizu et al., "A Multimedia 32b RiSC Microprocessor with 16Mb DRAM" in International Solid State Circuit Conjkrence, February 1996, pp.216-217. Mitsubishi M32R/D
	12	H. Stoller, "Multi-chip Modules: A Technology in Your Future?;' in IBM Micronews, Vol. 2, No 4, Q4, 1996. http:// www. chips, ibm. com/te_chlib/micro_n_ews/vol2 no4/
	13	Wm. A. Wulf , Sally A. McKee, Hitting the memory wall: implications of the obvious, ACM SIGARCH Computer Architecture News, v.23 n.1, p.20-24, March 1995 [doi>10.1145/216585.216588]
	14	Zheng Zhang , Josep Torrellas, Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA, Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture, p.272, February 01-05, 1997
	15	http://www, speech, c s,cmu.edu/spe, ech/sphinx.html
	16	IBM Microelectronics, "Blue Logic SA-27E ASIC". www. chips.ibm.eom/news/1999/sa27elsa27e.pdf
	17	T. Yamauchi, L. Hammond and K. Olukotun, "A Single Chip Mulfiprocessor Integrated with DRAM", in Workshop on Mixing Logic and DRAM preceding the 24th International Symposium on Computer Architecture, June 1997.