Microservers

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Microservers: a new memory semantics for massively parallel computing

Full text

Pdf (1.40 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 13th international conference on Supercomputing table of contents

Rhodes, Greece

Pages: 454 - 463

Year of Publication: 1999

ISBN:1-58113-164-X

Authors

Jay B. Brockman	Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN
Peter M. Kogge	Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN
Thomas L. Sterling	Center for Advanced Computing Research, California Institute of Technology, Pasadena, CA
Vincent W. Freeh	Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN
Shannon K. Kuntz	Department of Computer Science and Engineering, University of Notre Dame, Notre Dame, IN

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 4, Downloads (12 Months): 26, Citation Count: 8

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305138.305234 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	William J. Dally , J. A. Stuart Fiske , John S. Keen , Richard A. Lethin , Michael D. Noakes , Peter R. Nuth , Roy E. Davison , Gregory A. Fyler, The Message-Driven Processor: A Multicomputer Processing Node with Efficient Mechanisms, IEEE Micro, v.12 n.2, p.23-39, March 1992 [doi>10.1109/40.127581]
	2	Richard Fromm , Stylianos Perissakis , Neal Cardwell , Christoforos Kozyrakis , Bruce McGaughy , David Patterson , Tom Anderson , Katherine Yelick, The energy efficiency of IRAM architectures, Proceedings of the 24th annual international symposium on Computer architecture, p.327-337, June 01-04, 1997, Denver, Colorado, United States
	3	Maya Gokhale , Bill Holmes , Ken Iobst, Processing in Memory: The Terasys Massively Parallel PIM Array, Computer, v.28 n.4, p.23-31, April 1995 [doi>10.1109/2.375174]
	4	David Gelernter, Domesticating parallelism, Computer, v.19 n.8, p.12-16, Aug. 1986 [doi>10.1109/MC.1986.1663302]
	5	Guttag, Karl M. "The MVP," Hot Chips V, Stanford, CA, Aug. 1993, pp. 5.2.1-5.2.8.
	6	IBM. "Advanced Merged Logic DRAM," http:// www. chips.ibm.com/services/foundry/offefings/cmos/ 71d/
	7	Kendall, Richard and Vincent W. Freeh, "The modifyon-access file system: An extensible Linux file system.'' Proceedings of the LinuxWorld Conference and Exposition. San Jose, CA, March 1-4, 1999.
	8	Kogge, Peter M., "The EXECUBE Approach to Massively Parallel Processing," 1994 In. Conf. on Parallel Processing, Chicago, August, 1994.
	9	Kogge, Peter M., T. Giambra, H. Sasnowitz, "RTAIS: An Embedded Parallel Processor for Real-time Decision Aiding," 1995 NAECON, Dayton, OH, March, 1995
	10	P. M. Kogge , S. C. Bass , J. B. Brockman , D. Z. Chen , E. Sha, Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies, Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation, p.88, March 27-31, 1996
	11	Kogge, Peter M., Jay B. Brockman, Thomas Sterling, and Guang Gao, "Processing-In-Memory: Chips to Petaflops," Workshop on Intelligent RAM, International Symposium on Computer Architecture, Denver, CO, June 1, 1997
	12	Christoforos E. Kozyrakis , David A. Patterson, A New Direction for Computer Architecture Research, Computer, v.31 n.11, p.24-32, November 1998 [doi>10.1109/2.730733]
	13	Mitsubishi. "Embedded RAM," http://www, eram.com
	14	Neomagic. "Magic Products," http://ww, neomagi c.com/products.htm
	15	David Patterson , Thomas Anderson , Neal Cardwell , Richard Fromm , Kimberly Keeton , Christoforos Kozyrakis , Randi Thomas , Katherine Yelick, A Case for Intelligent RAM, IEEE Micro, v.17 n.2, p.34-44, March 1997 [doi>10.1109/40.592312]
	16	Rambus Corporation, http://www.rambus.com
	17	Ashley Saulsbury , Fong Pong , Andreas Nowatzyk, Missing the memory wall: the case for processor/memory integration, Proceedings of the 23rd annual international symposium on Computer architecture, p.90-101, May 22-24, 1996, Philadelphia, Pennsylvania, United States
	18	The PASM Project: A Study of Reconfigurable Parallel Computing, Proceedings of the 1996 International Symposium on Parallel Architectures, Algorithms and Networks, p.529, June 12-14, 1996
	19	Silicon Access. "DRAMatic Open Embedded DRAM," http://www, siliconaccess.com/
	20	Sunaga, T, Peter M. Kogge, et al, "A Processor In Memory Chip for Massively Parallel Embedded Applications,'' IEEE J. of Solid State Circuits, Oct. 1996, pp. 1556-1559.
	21	Thorsten von Eicken , David E. Culler , Seth Copen Goldstein , Klaus Erik Schauser, Active messages: a mechanism for integrated communication and computation, Proceedings of the 19th annual international symposium on Computer architecture, p.256-266, May 19-21, 1992, Queensland, Australia
	22	-, "Hybrid Technology MultiThreaded Architecture", Public Project Web page, http://htmt.caltech.edu/
	23	Samsung, "Embedded DRAM," http://www, usa.samsungsemi.com/products/asic/embedded-dram.htm
	24	IBM, "IBM chip advance spurs "system-on-a-chip" products", http://www, chips.ibm.com/news/1999/ sa27e/, Feb. 22, 1999.

CITED BY 8

	Thomas L. Sterling , Hans P. Zima, Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-23, November 16, 2002, Baltimore, Maryland
	Mary Hall , Peter Kogge , Jeff Koller , Pedro Diniz , Jacqueline Chame , Jeff Draper , Jeff LaCoss , John Granacki , Jay Brockman , Apoorv Srivastava , William Athas , Vincent Freeh , Jaewook Shin , Joonseok Park, Mapping irregular applications to DIVA, a PIM-based data-intensive architecture, Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CDROM), p.57-es, November 14-19, 1999, Portland, Oregon, United States
	Arun Rodrigues , Richard Murphy , Peter Kogge , Keith Underwood, Characterizing a new class of threads in scientific applications for high end supercomputers, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Thomas Sterling , Daniel S. Katz , Larry Bergman, High Performance Computing Systems for Autonomous Spaceborne Missions, International Journal of High Performance Computing Applications, v.15 n.3, p.282-296, August 2001
	Jay B. Brockman , Shyamkumar Thoziyoor , Shannon K. Kuntz , Peter M. Kogge, A low cost, multithreaded processing-in-memory system, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.16-22, June 20-20, 2004, Munich, Germany
	Jaffrey Draper , J. Tim Barrett , Jeff Sondeen , Sumit Mediratta , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, A Prototype Processing-In-Memory (PIM) Chip for the Data-Intensive Architecture (DIVA) System, Journal of VLSI Signal Processing Systems, v.40 n.1, p.73-84, May 2005
	Jeff Draper , Jacqueline Chame , Mary Hall , Craig Steele , Tim Barrett , Jeff LaCoss , John Granacki , Jaewook Shin , Chun Chen , Chang Woo Kang , Ihn Kim , Gokhan Daglikoca, The architecture of the DIVA processing-in-memory chip, Proceedings of the 16th international conference on Supercomputing, June 22-26, 2002, New York, New York, USA
	Ed Upchurch , Thomas Sterling , Jay Brockman, Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.12, November 06-12, 2004