Increasing effective IPC by exploiting distant parallelism

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Increasing effective IPC by exploiting distant parallelism

Full text

Pdf (1.20 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 13th international conference on Supercomputing table of contents

Rhodes, Greece

Pages: 348 - 355

Year of Publication: 1999

ISBN:1-58113-164-X

Authors

Iván Martel	Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Barcelona, Spain
Daniel Ortega	Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Barcelona, Spain
Eduard Ayguadé	Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Barcelona, Spain
Mateo Valero	Departament d'Arquitectura de Computadors, Universitat Politècnica de Catalunya, Barcelona, Spain

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 14, Citation Count: 2

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305138.305212 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Eduard Ayguadé , Xavier Martorell , Jesús Labarta , Marc González , Nacho Navarro, Exploiting Parallelism Through Directives on the Nano-Threads Programming Model, Proceedings of the 10th International Workshop on Languages and Compilers for Parallel Computing, p.307-321, August 07-09, 1997
	2	Henri E. Bal , Matthew Haines, Approaches for Integrating Task and Data Parallelism, IEEE Concurrency, v.6 n.3, p.74-84, July 1998 [doi>10.1109/4434.708258]
	3	William Blume , Rudolf Eigenmann , Jay Hoeflinger , David Padua , Paul Petersen , Lawrence Rauchwerger , Peng Tu, Automatic Detection of Parallelism: A Grand Challenge for High-Performance Computing, IEEE Parallel & Distributed Technology: Systems & Technology, v.2 n.3, p.37-47, September 1994 [doi>10.1109/M-PDT.1994.329796]
	4	Carrie J. Brownhill , Alexandru Nicolau , Steve Novack , Constantine D. Polychronopoulos, The PROMIS Compiler Prototype, Proceedings of the 1997 International Conference on Parallel Architectures and Compilation Techniques, p.116, November 11-15, 1997
	5	Mary W. Hall , Jennifer M. Anderson , Saman P. Amarasinghe , Brian R. Murphy , Shih-Wei Liao , Edouard Bugnion , Monica S. Lam, Maximizing Multiprocessor Performance with the SUIF Compiler, Computer, v.29 n.12, p.84-89, December 1996 [doi>10.1109/2.546613]
	6	N. P. Jouppi , D. W. Wall, Available instruction-level parallelism for superscalar and superpipelined machines, Proceedings of the third international conference on Architectural support for programming languages and operating systems, p.272-282, April 03-06, 1989, Boston, Massachusetts, United States
	7	Mikko H. Lipasti , John Paul Shen, Exceeding the dataflow limit via value prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.226-237, December 02-04, 1996, Paris, France
	8	Pedro Marcuello , Antonio González , Jordi Tubella, Speculative multithreaded processors, Proceedings of the 12th international conference on Supercomputing, p.77-84, July 1998, Melbourne, Australia [doi>10.1145/277830.277850]
	9	I. Martel, D. Ortega, 1~. Ayguad~, and M. Valero. increasing effective ipc by exploiting distant parallelism. Technical Report UPC-DAC-1998-59, Department d'Arquitectura de Computadors, Universitat Polit~cnica de Catalunya-Barcelona, December 1998.
	10	OpenMP Organization. Fortran language specification, v. l.O. www. openmp.org/openmp/mp-docurnents/fspec.ps, October 1997.
	11	Subbarao Palacharla , Norman P. Jouppi , J. E. Smith, Complexity-effective superscalar processors, Proceedings of the 24th annual international symposium on Computer architecture, p.206-218, June 01-04, 1997, Denver, Colorado, United States
	12	C.D. Polyehronopottlos. Nano-threads: Compiler driven multithreading. ~,th International Workshop on Compilers for Parallel Computing, November 1993.
	13	Constantine D. Polychronopoulos , Milind B. Girkar , Mohammad Reza Haghighat , Chia Ling Lee , Bruce Leung , Dale Schouten, Parafrase-2: an environment for parallelizing, partitioning, synchronizing, and scheduling programs on multiprocessors, International Journal of High Speed Computing, v.1 n.1, p.45-72, May 1989 [doi>10.1142/S0129053389000044]
	14	M.A. Postiff, D. Greene, G. Tyson, and T. Mudge. The limits of instruction level parallelism in SPEC95 applications. 3rd Workshop on Interaction between Compilers and computer Architectures, October 1998.
	15	E.M. Riseman and C.C. Foster. The inhibition of potential parallelism by conditional jumps. IEEE Transactions on Computers, 1984.
	16	Eric Rotenberg , Quinn Jacobson , Yiannakis Sazeides , Jim Smith, Trace processors, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.138-148, December 01-03, 1997, Research Triangle Park, North Carolina, United States
	17	James E. Smith, A study of branch prediction strategies, Proceedings of the 8th annual symposium on Computer Architecture, p.135-148, May 12-14, 1981, Minneapolis, Minnesota, United States
	18	Gurindar S. Sohi , Scott E. Breach , T. N. Vijaykumar, Multiscalar processors, Proceedings of the 22nd annual international symposium on Computer architecture, p.414-425, June 22-24, 1995, S. Margherita Ligure, Italy
	19	J. Steffan , T Mowry, The Potential for Using Thread-Level Data Speculation to Facilitate Automatic Parallelization, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.2, January 31-February 04, 1998
	20	G.S. Tjaden and M.J. Flynn. Detection and parallel execution of independent instructions. Journal of the A CM, October 1970.
	21	R.M. Tomasulo. An efficient algorithm for exploiting multiple arithmetic units. IBM Journal of Research and Development} January 1967.
	22	Jenn-Yuan Tsai , Pen-Chung Yew, The Superthreaded Architecture: Thread Pipelining with Run-Time Data Dependence Checking and Control Speculation, Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, p.35, October 20-23, 1996
	23	Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy
	24	S. Vajapeyam, T. Mitra, P.J. Joseph, and A. Mukherjee. Dynamic vectorization: The potential of exploiting repetitive control flow. Technical Report IISc-CSA-98-08, Dept. of Computer Science and Automation, Indian Institute of Science, August 1998.
	25	Jack E. Veenstra, Mint Tutorial and User Manual, University of Rochester, Rochester, NY, 1993
	26	David W. Wall, Limits of instruction-level parallelism, Proceedings of the fourth international conference on Architectural support for programming languages and operating systems, p.176-188, April 08-11, 1991, Santa Clara, California, United States
	27	Wayne Yamamoto , Mario Nemirovsky, Increasing superscalar performance through multistreaming, Proceedings of the IFIP WG10.3 working conference on Parallel architectures and compilation techniques, p.49-58, June 27-29, 1995, Limassol, Cyprus
	28	Tse-Yu Yeh , Yale N. Patt, Alternative implementations of two-level adaptive branch prediction, Proceedings of the 19th annual international symposium on Computer architecture, p.124-134, May 19-21, 1992, Queensland, Australia

CITED BY 2

	Saisanthosh Balakrishnan , Gurindar S. Sohi, Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs, ACM SIGARCH Computer Architecture News, v.34 n.2, p.302-313, May 2006
	José González , Qiong Cai , Pedro Chaparro , Grigorios Magklis , Ryan Rakvic , Antonio González, Thread fusion, Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India