A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

A design analysis of a hybrid technology multithreaded architecture for petaflops scale computation3

Full text

Pdf (1.92 MB)

Source

International Conference on Supercomputing archive
Proceedings of the 13th international conference on Supercomputing table of contents

Rhodes, Greece

Pages: 286 - 293

Year of Publication: 1999

ISBN:1-58113-164-X

Authors

Thomas Sterling	Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California
Larry Bergman	Jet Propulsion Laboratory, California Institute of Technology, Pasadena, California

Sponsor

SIGARCH: ACM Special Interest Group on Computer Architecture

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 2, Downloads (12 Months): 20, Citation Count: 7

Additional Information:

references cited by index terms collaborative colleagues

Tools and Actions:	Request Permissions Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/305138.305205 What is a DOI?

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	D. Psaltis and F. Mok, "Holographic Memories," Scientific American, Nov 1995, Vol. 273, No. 5, pp. 70-76.
	2	I. Redmond, R. Linke, E. Chuang, and D. Psaltis, "Holographic Data Storage in a DX-Center Material," Optics Letters 22:(15), pp. 1189-1191, Aug 1, 1997.
	3	P. M. Kogge , S. C. Bass , J. B. Brockman , D. Z. Chen , E. Sha, Pursuing a Petaflop: Point Designs for 100 TF Computers Using PIM Technologies, Proceedings of the 6th Symposium on the Frontiers of Massively Parallel Computation, p.88, March 27-31, 1996
	4	J. Cohen, "Mix of Technologies Spurs Future Supercomputer," NASA Insights, July 1998, pp. 2-11.
	5	T. Sterling, "In Pursuit of a Quadrillion Operations per Second," NASA Insights, April 1998, pp. 8-11.
	6	M. Dorojevets, P. Bunyk, D. Zinoviev, and K. Likharev, "Petaflops RSFQ System Design, "IEEE Transaction Applied Superconductivity, in press.
	7	K. Likharev, "Ultrafast Superconductor Digital Electronics: RSFQ Technology Roadmap," Czeehoslovok J. Physics, vol. 46, Supplement S6, 1996.
	8	Thomas Sterling , Paul Messina , Paul H. Smith, Enabling technologies for petaflops computing, MIT Press, Cambridge, MA, 1995
	9	K. Likharev, "Superconductors Speed Up Computation," Physics World, May 1997, pp. 39-43.
	10	K. Likharev, "RSFQ Digital Electronics: Achievements, Prospects, and Problems (Invited)," Appl. Superconductivity Conf., Palm Desert, CA, Sept 13-18, 1998.
	11	L. Abelson, Q. Herr, G. Kerber, M. Leung, and T. Tighe, "Full Scale Integration of Superconductor Electronics for Petafiops Computing "2nd Conf. for Enabling Technologies for Petaflops Computing, Santa Barbara, Feb 1999.
	12	K. Bergman, "Ultra-High Speed Optical LANs," Conference on Optical Fiber Communications (0FC'98), Workshop on LANs and WANs, San Jose, CA, Feb 1998.
	13	B. Smith, "Alternatives and Imperatives for Optical Interconnects in High Performance Computers," OSA Spring Topical Meeting on Optical Computing, Lake Tahoe, CA, Session JTuC I, March 18, 1997.
	14	K. Gaj, Q. Herr, V. Adler, A. Krasnicwski, E. Friedman, and M. Feldman, "Tools for the Computer-Aided Design of Multi-Gigahertz Superconducting Digital Circuits," HTMT TechNote, No. 26, submitted for ext. publication, Oct 1998.
	15	Kris Gaj , Eby G. Friedman , Marc J. Feldman, Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits, Journal of VLSI Signal Processing Systems, v.16 n.2-3, p.247-276, June/July 1997 [doi>10.1023/A:1007903527533]
	16	P. Kogge, J. Broekman, T. Sterling, and G. Gao, "Processing in Memory: Chips to Petafiops," ICSA Workshop on Mixing Logic and DRAM, June 1, 1997.
	17	G. Gao, K. Theobald, A. Marquez, and T. Sterling, "The HTMT Program Execution Model," University of Delaware, Department of Electrical and Computer Engineering, CAPSL Technical Memo No. 9, July 18, 1997.

CITED BY 7

	George S. Almasi , Călin Caşcaval , José G. Castaños , Monty Denneau , Wilm Donath , Maria Eleftheriou , Mark Giampapa , Howard Ho , Derek Lieber , José E. Moreira , Dennis Newns , Marc Snir , Henry S. Warren, Jr., Demonstrating the Scalability of a Molecular Dynamics Application on a Petaflops Computer, International Journal of Parallel Programming, v.30 n.4, p.317-351, August 2002
	Thomas L. Sterling , Hans P. Zima, Gilgamesh: a multithreaded processor-in-memory architecture for petaflops computing, Proceedings of the 2002 ACM/IEEE conference on Supercomputing, p.1-23, November 16, 2002, Baltimore, Maryland
	Arun Rodrigues , Richard Murphy , Peter Kogge , Keith Underwood, Characterizing a new class of threads in scientific applications for high end supercomputers, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
	Raphael R. Katz , Daniel S. Some, NASA Advances Robotic Space Exploration, Computer, v.36 n.1, p.52-61, January 2003
	Thomas Sterling , Daniel S. Katz , Larry Bergman, High Performance Computing Systems for Autonomous Spaceborne Missions, International Journal of High Performance Computing Applications, v.15 n.3, p.282-296, August 2001
	Jay B. Brockman , Shyamkumar Thoziyoor , Shannon K. Kuntz , Peter M. Kogge, A low cost, multithreaded processing-in-memory system, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.16-22, June 20-20, 2004, Munich, Germany
	Ed Upchurch , Thomas Sterling , Jay Brockman, Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs, Proceedings of the 2004 ACM/IEEE conference on Supercomputing, p.12, November 06-12, 2004